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ABSTRACT 
 
Frequency synthesizers have become a crucial building block in the evolution of 
modern communication systems and consumer electronics. The spectral purity 
performance of frequency synthesizers limits the achievable data-rate and presents a 
noise-power tradeoff. For communication standards such as LTE where the channel 
spacing is a few kHz, the synthesizers must provide high frequencies with sufficiently 
wide frequency tuning range and fine frequency resolutions. Such stringent performance 
must be met with a limited power and small chip area. 
In this thesis a wideband fractional-N frequency synthesizer based on a 
subsampling phase locked loop (SSPLL) is presented.  The proposed synthesizer which 
has a frequency resolution less than 100Hz employs a digital fractional controller (DFC) 
and a 10-bit digital-to-time converter (DTC) to delay the rising edges of the reference 
clock to achieve fractional phase lock. For fast convergence of the delay calibration, a 
novel two-step delay correlation loop (DCL) is employed. Furthermore, to provide 
optimum settling and jitter performance, the loop transfer characteristics during frequency 
acquisition and phase-lock are decoupled using a dual input loop filter (DILF).  
The fractional-N sub-sampling PLL (FNSSPLL) is implemented in a TSMC 40nm 
CMOS technology and occupies a total active area of 0.41mm2.  The PLL operates over 
frequency range of 2.8 GHz to 4.3 GHz (42% tuning range) while consuming 9.18mW 
from a 1.1V supply. The integrated jitter performance is better than 390 fs across all 
fractional frequency channel. The worst case fractional spur of -48.3 dBc occurs at a 650 
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kHz offset for a 3.75GHz fractional channel.  The in-band phase noise measured at a 200 
kHz offset is -112.5 dBc/Hz.  
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1. INTRODUCTION 
 
Recent advancements in modern electronics and communication systems have pushed 
the demand for higher data rates and stringent signal-to-noise ratio (SNR) specifications. 
Whether for multi-standard radio frequency transceivers or high throughput digital signal 
processors (DSPs), the integrated circuits (ICs) that make up such systems must meet 
stringent performance requirements with limited power and small chip area.  
Frequency synthesizers serve as crucial building blocks in integrated circuits by providing 
periodic clock signals required to perform various functions including: defining the 
sampling instance of analog-to-digital converters (ADC) or digital-to-analog data 
converters (DAC); translating wanted signals (up conversion and down conversion) in 
wireless transceivers; synchronizing data flow in wireline and optical serial data 
communication lines as well as coordinating the operation of digital circuitry in digital 
ICs. Figure 1.1 shows the block diagram for a generic transceiver where a frequency 
synthesizer is used as local oscillator (LO) to provide the needed frequency translation 
when receiving (down conversion) or transmitting (up conversion).  In order to achieve 
increased processing power and data bandwidth most modern communication systems are 
operated in the multi-gigahertz range. Furthermore, the portable electronics industry has 
pushed the need for multi-standard transceivers and as such the synthesized frequencies 
must have a sufficiently wide tuning range to cover the various frequency bands and also 
compensate for process variation.   
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Figure 1.1 A generic RF transceiver block diagram 
 
 
The narrow channel spacing in modern communication standards means that the LO 
frequency synthesizer must have fine frequency resolution.  
Over the years various frequency synthesizer based on direct analog synthesis 
(DAS), direct digital synthesis (DDS) and indirect or phase locked loop (PLL) based 
synthesis have been proposed [1, 2]. Due to their low power consumption and smaller chip 
area, PLL based frequency synthesizers have achieved much prominence and have been 
shown to be well suited to RF application.  
 
1.1 Spectral Purity of Clock Signals  
Ideally the LO signal in the transceiver chain must be stable and clean exhibiting an 
ideal tone in its frequency spectrum. However in practical frequency synthesizers, intrinsic 
noise from devices and noise from the surrounding environment generates  
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Figure 1.2 Representation of phase noise in an oscillator in (a) frequency and (b) time 
(jitter) 
 
 
fluctuations on the phase and amplitude of the clock signal.  This results in spectral 
components at frequencies other than the desired frequency. Typically the effect of the 
amplitude noise is trivial since it is relatively constant over time and can be easily removed 
with a limiter circuit [1] . Considering only the deviations in the phase, the output signal 
of an oscillator is: 
 ௢ܸ௨௧(ݐ) = ܣ cos൫߱଴ݐ + ߶(ݐ)൯ (1.1) 
where ߶(ݐ) represents the small random deviations in the phase of the of the signal and is 
commonly termed as “phase noise”. Usually |߶(ݐ)| ≪ 1 ݎܽ݀ and hence  
 ௢ܸ௨௧(ݐ) ≈ ܣ cos ߱଴ݐ − ܣ߶(ݐ) sin ߱଴ݐ (1.2) 
Equation (1.2) reveals that the spectrum of  ߶(ݐ) is translated to ±߱଴. Figure 1.2 shows the 
effect of phase noise on the clock signal in the frequency and time domain. 
 
 
(a) (b) 
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1.1.1 Phase noise 
To quantify the phase noise, the notation ℒሼΔ߱ሽ is used to represent the single side 
band phase noise (within a 1-Hz unit bandwidth at a certain offset Δ߱ away from the 
carrier frequency)  to carrier ratio (SSCR) expressed in dBc/Hz as :  
 ℒሼΔ߱ሽ = 10 log ൬ ௦ܲ௜ௗ௘௕௔௡ௗ( ߱଴ + Δ߱, 1ܪݖ ܾܽ݊݀ݓ݅݀ݐℎ)௖ܲ௔௥௥௜௘௥ ൰ [݀ܤܿ/ܪݖ] (1.3) 
Phase noise calculation often require the phase noise power spectral density (PSD) ܵథ 
(and its rms value) to be known. In [3] it is shown that the power spectral density of the 
phase noise spectrum is related to ℒሼΔ߱ሽ as follows: 
 ܵథ(Δ߱) = 2 × 10ℒሼ୼ఠሽ/ଵ଴ [ݎܽ݀ଶ/ܪݖ] (1.4) 
and hence  
 ℒሼΔ߱ሽ = 10 log ቆܵథ(Δ߱)2 ቇ [݀ܤܿ/ܪݖ] (1.5) 
In wireless applications the phase noise corrupts the desired signal and thus limits 
both the achievable SNR and data rate. To achieve a required SNR (for a given bit error 
rate (BER)) in any transceiver design, the phase noise of the LO must satisfy the following 
condition [2]: 
 ℒ(Δ߱) < ܵோி − ܵ௕௟௢௖௞௘௥ − 10 log(ܤܹ) − ܴܵܰ (1.6) 
where 
ܵோி is the desired RF signal power; 
ܵ௕௟௢௖௞௘௥ is the blocking signal power; 
ܤܹ is the channel bandwidth of the desired RF signal 
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ܴܵܰ is the SNR needed to meet the required BER of the communication 
standard 
Apart from the noise sidebands, the output spectrum may also exhibit discrete 
spurious tones (“spurs”). Generally, these spurs are due to perturbations (due to substrate 
or supply coupling or signal pick-up) at a fixed frequency or by modulation of the 
oscillator by deterministic baseband signals [3]. These spurs act as “pirate” LO signals if 
present in a transceiver and may translate unwanted signals onto the desired signal. The 
tolerable amplitude of the spurious tones is usually defined by a pre-specified power mask 
for the particular communication standard. 
 
1.1.2 Timing jitter 
In the time domain, the noise related phase/frequency deviations causes 
uncertainty in the zero-crossing of the clock signal which is characterized as “jitter “or 
“timing jitter”. This uncertainty in the zero crossing of clock signals is a statistically 
measured metric which exhibits a zero-mean Gaussian distribution. In [4] various time-
domain measures of clock jitter are defined.  The long-term or absolute jitter ߪ୼் of an 
oscillator is characterized by the sequence: 
 ߪ୼் = ෍(ݐ௡ − ௢ܶ)
ே
௡ୀଵ
 [ݏ] (1.7) 
where ݐ௡ is the period of the oscillator output at the nth cycle and ௢ܶ is the nominal 
oscillator period. Absolute jitter is the most suited to measure the jitter performance of 
oscillators and has been shown to limit the resolution of ADCs even if the quantizer is 
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perfect [4].  Figure 1.3 shows the achievable ADC SNR and the corresponding effective 
number of bits for different input signal frequency limited by a certain amount of sampling 
clock jitter.  
 
 
 
Figure 1.3 Achievable ADC SNR with signal frequency and sampling clock jitter [5] 
 
 
High-frequency synchronous systems also require minimum clock fluctuations to 
prevent race conditions, shorten setup and hold time requirements and to maximize 
possible operating speed of clocked systems. 
Phase noise and jitter are closely related and mathematical expressions linking the 
two quantities is analyzed in [4]. 
 ߪ୼்ଶ = 1(2ߨ ௢݂௨௧)ଶ න ܵథ(݂) ݂݀
ஶ
଴  [ ݏଶ] (1.8) 
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The focus of this research is to develop a fully integrated low phase noise (less 
than -100dBc within the bandwidth of the PLL) low jitter PLL (in order of 100fs’) 
covering a wideband and consuming low power. The research focuses on clock generation 
for high throughput applications like LTE-Advanced communication system and high 
performance ADCs and DACS which are perfect candidates for low jitter fractional-N 
frequency synthesizers. 
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Figure 1.4 Proposed architecture for the fractional-N subsampling PLL 
 
 
The presented low noise prototype PLL synthesizer is based on a subsampling PLL 
architecture [6] which has recently received much attention. The proposed architecture for 
8 
the PLL is shown in Figure 1.4. The PLL consists of the main subsampling loop which is 
assisted by an edge modulator block to help achieve fractional frequency phase lock. The 
fractional value of the synthesizer is provided using a simple digital fractional controller 
(DFC). A delay correlation loop is also employed to compensate for the non-ideal 
characteristics of the edge modulator block. A frequency locked loop (FLL) is used to 
prevent the false locking of the subsampling PLL. 
1.2 Thesis Organization 
The thesis is organized as follows: 
Section 2 presents an overview of PLL concepts.  The section describes the 
classical charge pump PLL and its phase domain model. The different PLL noise sources 
and their impact on the output phase noise is presented. The concept of fractional 
frequency synthesis is introduced and the limitations of the basic fractional topology is 
examined. A discussion is also presented on the popular fractional-N PLL which employs 
an oversampling modulator.  
In Section 3 the concept of subsampling PLL (SSPLL) is discussed. The phase noise 
model of the SSPLL and a comparison of the phase noise of the classical PLL and SSPL 
is presented to show the low noise advantage of the latter architecture. The proposed 
fractional control of the SSPLL is then discussed. The practical limitations and techniques 
to mitigate these are also discussed. The section is concluded with a model and noise 
analysis of the proposed system. 
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Section 4 details the circuit design and implementation of various sections of the 
proposed architecture. Measurement results for a test chip designed in 40nm CMOS 
process are included in this section. A comparison of the fabricated prototype with the 
state-of-the-art fractional-N PLL is also made 
In Section 5, conclusions are made and the nature and scope of future work in this 
thesis is discussed. 
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2. PLL OVERVIEW 
 
2.1 Introduction 
A Phase Locked Loop (PLL) is a feedback system which synchronizes an output 
and input signal in frequency as well as in phase. The system is said to be synchronized 
or in the locked state when the phase error between the input and output signal is zero. If 
the phase error builds up, the control loop regulates the output signal in a direction that 
reduces the phase error. The PLL was first introduced in the area of coherent 
communication by de Bellescize in 1932 [7].  Since then the PLL has proven to be a very 
essential component in modern ICs due to its versatility it has found application in 
frequency multiplication and clock generation, frequency modulation and demodulation, 
clock and data recovery, synchronization, skew compensation and spread spectrum signal 
generation. The PLL has therefore become an essential building block in modern system-
on-chip (SoCs) which contain microprocessors, I/O interfaces, memories, power 
management, and communication systems. The next sub-section introduces some basic 
concepts of the classical charge pump PLL. This is followed by an analysis of the phase 
noise performance based on the phase domain model of the PLL. A brief discussion on 
Fractional-N PLL techniques and a review of the spectral purity performance of 
Fractional-N PLLs based on ΣΔ MASH modulator is then presented. The total output jitter 
and jitter optimization methods are discussed 
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2.2 PLL Basics 
While there exists many architectures for PLL-based frequency synthesizers [3, 8-
11] , the most widely used is the charge pump PLL (CP-PLL) [12] shown in Figure 2.1. 
The loop consists of a voltage controlled oscillator (VCO) of gain ܭ௏஼ை[Hz/V], a 
programmable divider with divider ratio ܰ, a phase/frequency detector (PFD) and a single 
ended charge pump (CP) with a combined gain of ܭ௣ௗ and a low pass filter (LPF) with a 
trans-impedance ܼ௅ி(ݏ).  
 
 
÷ N
Out
UP
DN
IUP
IDN
CP
Ref
Div
vc
C2
LF
R1
C1
PFD VCO
 
Figure 2.1 Charge pump PLL 
 
 
The output of the charge pump is proportional to the phase difference between the 
reference signal and the fed back signal from the divider. Figure 2.2 shows the current-to- 
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Figure 2.2 PFD/CP characteristics 
 
 
phase relationship of the PFD and CP. The combined PFD and CP gain is given by the 
slope of the characteristic between a -2π to 2π: 
 ଓ஼௉തതതതΔ߶ =
ܫ஼௉2ߨ  (2.1) 
The current from the charge pump consists of the corrective DC signal and an AC 
component superimposed on it due to the non-ideal characteristics and noise of the various 
loop components. The loop filter accumulates the DC components and filters out some of 
the AC components and generates a DC signal with a small superimposed AC signal,ݒ௖ 
which controls the VCO. When the PLL is in lock, the output frequency is related to the 
reference frequency by ௢݂௨௧ = ܰ ∙ ோ݂௘௙. 
Due to the non-linear nature of the PFD, the PLL is inherently a non-linear 
feedback system. However, in the locked state, assuming the PFD transfer characteristic 
is linear about this operating point, the PLL can be modeled as a linear time-invariant 
(LTI) system [10] as shown in Figure 2.3. The LTI model makes it possible to analyze the 
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behavior of the PLL using well-defined tools in control system theory. Since LTI system 
model is for a phase locked loop, the variables of interest are the phases of the signals in 
the loop. 
 
 
߶ܴ݂݁ ߶ܦ݅ݒ  KPD ZLF(s) KVCO/s 1/ N
 
Figure 2.3 Linear model of the charge pump PLL 
 
 
The open loop transfer function of the system can be expressed as  
 ܣ(ݏ) = ܭ௣ௗ ܼ௅ி(ݏ) ܭ௏஼ைݏ  
1
ܰ (2.2) 
The closed loop transfer ܩ(ݏ) = ߶ௗ௜௩/߶ோ௘௙ is evaluated as 
 ܩ(ݏ) = ܣ(ݏ)1 + ܣ(ݏ) (2.3) 
The open loop transfer function determines the static (static phase error, spurious 
suppression) and dynamic performance (tracking and settling time) of the PLL  [10].  In 
most applications, the PLL is a third-order or higher system as the loop filter contains 
additional poles necessary to adequately suppress the reference spurious signals [3]. It is 
thus useful to define an open-loop bandwidth ( ௖݂) and phase margin ߶௠ in order to 
account for the influence of the higher order poles when analyzing the loop. 
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The open-loop bandwidth is defined as the frequency at which the magnitude of 
the open loop response is unity, |ܣ(݆2ߨ ௖݂)| = 1 and is also referred to as the 0dB 
crossover frequency. The phase margin is defined as  
 ߶௠ = arg൫ܣ(݆2ߨ ௖݂)൯ + ߨ (2.4) 
In order to suppress the unwanted AC signals on the control voltage, the loop bandwidth 
must be as narrow as possible. However, a narrow bandwidth affects the dynamic 
performance such as settling time adversely. The time taken by the loop to settle to the 
output frequency for a given accuracy ߝ is related to the open bandwidth as [10]: 
 ఌܶ ≈ − ln ε2ߨ ௖݂ (2.5) 
Most modern applications require the PLL to acquire lock (settle) in 100’s of 
microseconds or less. Therefore, careful consideration must be given to the loop 
bandwidth trade-off in practical designs. 
 
2.3 Phase Noise in a  Charge Pump PLL 
Figure 2.4 shows the linear phase domain model with the noise from the various 
building blocks modelled as additive (phase) noise sources [13].  The phase noise of the 
reference, PFD and free-running VCO are represented by ߶௡,ோ௘௙ , ߶௡,௉ி஽ and ߶௡,௏஼ை  
respectively and have units of [ݎܽ݀/√ܪݖ]. The noise of the charge pump is modelled as 
a noise current source ݅௡,஼௉ [ܣ/√ܪݖ], while the equivalent noise of the loop filter is 
modeled with a noise voltage source  ݒ௡,௅ி [ܸ/√ܪݖ]. Similarly, the loop divider rms phase 
noise power density is accounted for by ߶௡,஽ூ௏ [ݎܽ݀/√ܪݖ]. 
 15 
 
 
Figure 2.4 Phase domain model of the charge pump PLL with noise sources 
 
 
The total output phase noise power spectral density (PSD) is a function of two 
components: 
 ܵథ,௢௨௧(Δ݂) = ܵథ,௜௡ି௕௔௡ௗ(Δ݂) + ܵథ,௢௨௧ି௕௔௡ௗ(Δ݂) (2.6) 
where the subscripts in-band and out-band have been chosen to reflect the impact of the 
noise component with respect to the PLL open loop bandwidth ௖݂. 
 
2.3.1 Phase noise due to loop filter and VCO phase noise 
VCO  
The phase noise mechanism in VCOs and various noise reduction techniques have 
received a lot of attention in literature [14-17] . The Leeson–Cutler phase noise model [18] 
presents a “basic” model and predicts the phase noise behavior of the free running 
oscillator; the single sideband to carrier  ratio  (SSCR or ℒ) is  
 ℒ௏஼ை(Δ݂) = 10 log ቊ2ܨ݇ܶ௦ܲ௜௚ ቈቆ1 + ൬
1
2ܳ ௢݂Δ݂൰
ଶቇ ቆ1 + Δ݂ଵ/௙యΔ݂ ቇ቉ ቋ [݀ܤܿ/ܪݖ] (2.7) 
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Figure 2.5 Typical phase noise plot of a free running oscillator (Leeson–Cutler model) 
 
 
where ܨ  is an empirical fitting noise factor, ݇ is the Boltzmann constant, ܶ is the absolute 
temperature, ௦ܲ௜௚ is the power of the oscillator signal, ௢݂ is the oscillation frequency, ܳ is 
the loaded quality factor of the tank, Δ݂ is the offset from the carrier and Δ݂ଵ/௙య is the 
frequency of the corner between the -30dB/decade and -20dB/decade regions in Figure 
2.5.  A method for calculating Δ݂ଵ/௙య is presented in [15] . It can be deduced from (2.7) 
that in order to decrease the phase noise power at a given oscillation frequency ௢݂ and 
offset frequency  Δ݂ , the signal power ௦ܲ௜௚ and the quality factor of the tank ܳ must be 
maximized while minimizing the noise factor  ܨ [3]. 
Loop filter  
The noise power spectral density ܵథ,௅ி(Δ݂) due to ݒ௡,௅ி is [3] : 
 ܵథ,௅ி(߂݂) = ݒ௡,௅ிଶ (߂݂) ܭ௩௖௢ଶ߂݂ଶ  [ݎܽ݀ଶ/ܪݖ] (2.8) 
The equivalent thermal noise of the loop filter modulates the VCO control voltage. 
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Effect of the loop 
The effect of the feedback loop on the free running VCO phase noise power density 
 ܵథ,௏஼ை(Δ݂) and open loop phase noise power density of the loop filter,  ܵథ,௅ி(Δ݂) is 
expressed by the transfer function ܪ(ݏ) = ߶௢௨௧/߶௡,௏஼ை, 
 ܪ(ݏ) = 11 + ܭ௣ௗ ܼ௅ி(ݏ) ܭ௏஼ைݏ  1ܰ
 = 11 + ܣ(ݏ) = 1 − ܩ(ݏ) (2.9) 
ܪ(ݏ) has a high-pass characteristic whose -3dB cut-off frequency corresponds to the open-
loop bandwidth of the PLL, ௖݂.   
 ܵథ,௢௨௧ି௕௔௡ௗ(߂݂) = |1 − ܩ(݆2ߨ߂݂)|ଶ ቀܵథ,௅ி(߂݂) + ܵథ,௩௖௢(߂݂)ቁ (2.10) 
The high-passed noise (out-of-band) noise is typically dominated by the VCO phase as 
the loop filter noise can be made considerably smaller by minimizing the VCO gain  and 
careful selection of the loop filter components [19]. 
 
2.3.2 Phase noise due to reference path, divider, PFD and CP 
Reference path, divider and PFD jitter 
The circuits of the reference path, divider and PFD are digital in nature and operate 
at the reference frequency ௥݂௘௙ .  The switching action of these circuits leads to sampling 
of the phase of the output signal at a rate of ௥݂௘௙.  Due to this sampling process, the noise 
components at frequencies higher than ௥݂௘௙/2  are folded back and thus the phase noise 
spectrum is defined in the Nyquist band ൣ0  ௥݂௘௙/2൧ . Assuming a white noise spectrum, 
the single-sided phase noise is related to the rms output jitter ߪ௧  as [20, 21] 
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 ℒ = ܵథ,௡2  = (2ߨߪ௧)ଶ ∙ ௥݂௘௙  [ݎܽ݀ଶ/ܪݖ ]  (2.11) 
Charge pump current source noise 
Assuming the current sources of the charge pump are identical (ܫ௎௉ =  ܫ஽ே = ܫ஼௉), 
the PSD of the thermal noise current of the current sources is 
 ܵ௡,௜ = 2 × 4݇ܶߛ ∙ ݃௠,஼௉ = 8݇ܶߛ ∙ ቆ ߙܫ௖௣௘ܸ௙௙,஼௉ቇ [ܣଶ/ܪݖ ]  (2.12) 
where ܫ௖௣ is the CP current, ߙ is a transistor model parameter , ௘ܸ௙௙,஼௉ is the effective gate 
voltage of the transistors in the current source, ݃௠,஼௉ = ߙܫ௖௣/ ௘ܸ௙௙,஼௉ is the equivalent 
transconductance of the CP current sources, and  ߛ is the noise factor. 
When the PLL is locked, the CP is switched on only for a fraction of time ߬௉ி஽ of the 
reference period ோܶ௘௙ in order to avoid the dead zone. This leads to under-sampling of the 
CP current noise resulting in the reduction of the noise contributed by the CP current 
sources [21].  The output PSD of the sampled CP thermal noise is calculated as [21] 
 ௜ܵ,஼௉ = ܵ௡,௜ ∙ ߬௉ி஽௥ܶ௘௙  [ܣଶ/ܪݖ ]  (2.13) 
Effect of the loop 
The phase noise power spectral density of the divider, PD/CP and reference (and 
its associated buffer noise) referred to the input of the PFD can be expressed as the detector 
noise  
 ܵథ,ௗ௘௧௘௖௧௢௥ = ቆܵథ,ோ௘௙ + ܵథ,஽௜௩ + ܵథ,௉஽ + ௜ܵ,஼௉ܭ௉஽ଶ ቇ [ݎܽ݀ଶ/ܪݖ] (2.14) 
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The noise transfer function of the (referred) detector noise to the output of the PLL and 
the noise PSD due to the detector noise at the output of the PLL can be expressed as ;  
 ௟ܶ௣(ݏ) = ܰ ܣ(ݏ)1 + ܣ(ݏ) = ܰ ∙ [ܩ(ݏ)] (2.15)  
 ܵథ,௜௡ି௕௔௡ௗ(߂݂) = ܰଶ|ܩ(݆2ߨ߂݂)|ଶ ቀܵథ,ௗ௘௧௘௖௧௢௥(߂݂)ቁ [ݎܽ݀ଶ/ܪݖ] (2.16) 
From (2.15) and (2.16) the detector noise is low pass filtered (with a corner frequency 
determined by the PLL bandwidth  ௖݂ ) to the output of the PLL but is amplified by ܰଶ  
due to the loop divider in the feedback.  Generally, the phase noise contribution from the 
reference clock depends on the quality of the crystal available. Thus for the charge pump 
PLL, the charge pump (CP) and phase detector (PD) can be considered as the dominant 
source of detector noise. 
 
2.3.3 Total  PLL  phase noise  
The total phase noise power spectral density at the output of the Charge Pump PLL 
can be found by substituting (2.10) and (2.16) into (2.6) : 
 ܵథ,௢௨௧(Δ݂) =  ܰଶ ∙ ܵథ,ௗ௘௧௘௖௧௢௥(߂݂) |ܩ(݆2ߨ߂݂)|ଶ
+ |1 − ܩ(݆2ߨ߂݂)|ଶ ቀܵథ,௅ி(߂݂) + ܵథ,௩௖௢(߂݂)ቁ 
(2.17) 
Figure 2.6 shows the simulated closed loop SSCR, ℒ of a third order type 2 charge pump 
PLL. The PLL has open-loop bandwidth ௖݂ ≈ 1 ܯܪݖ. For frequencies ݂ ≪ ௖݂  the PLL 
output spectrum and hence in-band phase noise is dominated by the detector noise 
ܵథ,ௗ௘௧௘௖௧௢௥.  For frequencies ݂ ≫ ௖݂ the VCO noise dominates as shown in Figure 2.6 
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Figure 2.6 Phase noise power density for a classical PLL (1/f noise neglected) 
 
 
2.4 Reference Spurs 
When the PLL is locked, the charge pump output current is ideally zero; the VCO 
control voltage would be a DC signal (the tuned voltage stored in the loop filter capacitor). 
Practically, the charge pump output current under locked conditions is non zero and 
contains components at the reference frequency and its harmonics [3]. This error current 
is fed into the loop filter and consequently causes ripples on the VCO control line which 
translate to spurious tones at the output of the PLL. These tones occur at the reference 
frequency and its harmonics away from the output frequency: ௢݂௨௧ ± ݊. ோ݂௘௙ . The 
phenomenon has been studied extensively [3, 11, 22]. Figure 2.7 shows the simulated 
output spectrum of a CP-PLL; the spectrum shows the reference spurious tones. 
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While these “reference spurs” are caused by various artefacts in the PLL [22], the two 
main mechanisms that generate these reference spurious tones are: 1) leakage currents 
through the charge pump, VCO and loop filter capacitors and 2) mismatch and unequal 
turn on times of the charge pump up and down current sources [3]. 
The ripple voltage due to the leakage current is expressed as [3] : 
 ௥ܸ௜௣௣௟௘,௟௘௔௞൫݊. ோ݂௘௙൯ = 2ܫ௟௘௔௞หܼ௅ி൫݆2ߨ݊ ோ݂௘௙൯ห (2.18) 
where ܫ௟௘௔௞ is the average leakage current in the loop filter. In modern PLLs the leakage 
currents are typically small, 1nA or less and thus exhibit a lesser effect, except at low 
reference frequencies [11]. Similarly the ripple voltage due to the mismatches in the 
charge pump current sources are [3]: 
 ௥ܸ௜௣௣௟௘,௠௜௦௠௔௧௖௛൫݊. ோ݂௘௙൯ = Δܫ஼௉൫݊. ோ݂௘௙൯หܼ௅ி൫݆2ߨ݊ ோ݂௘௙൯ห (2.19) 
where Δܫ஼௉ is the mismatch current between the up and down current sources. The 
magnitude of the spurious signal with respect to the carrier is [3]: 
 ܵ ௙ܲ௥௘௙ = ൤ ܣ௦௣ܣ௢௨௧൨ௗ஻௖ = 20 log ቆ
௥ܸ௜௣௣௟௘൫݊ ∙ ோ݂௘௙൯  ∙ ܭ௏஼ை/2ߨ2 ∙ ݊ ∙ ோ݂௘௙ ቇ [݀ܤܿ] (2.20) 
where ௥ܸ௜௣௣௟௘ is the total ripple due to all non-ideal effects. 
From (2.18)-(2.19) the relative amplitude of the reference spurs depends on the 
trans-impedance of the loop filter, the VCO gain and the reference frequency. 
Considering the popular second order RC filter shown in Figure 2.1; the trans-impedance 
of the filter is given as: 
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Figure 2.7 Simulated CP-PLL output spectrum (fRef =50 MHz, N=43) 
 
 
 ܼ௅ி(ݏ) = 1(ܥଵ + ܥଶ)ݏ ∙
1 + ܴଵܥଵݏ
1 + ܴଵ ∙ ܥଵܥଶܥଵ + ܥଶ ∙ ݏ
= 1(ܥଵ + ܥଶ)ݏ ∙
1 + ݏ/2ߨ ௭݂1 + ݏ/2ߨ ௣݂  (2.21) 
where ௭݂ = 1/2ߨܴଵܥଵ and ௣݂ = 1/[ܴଵ ∙ ܥଵܥଶ/(ܥଵ + ܥଶ) ] are the FL zero and pole 
frequency respectively. For most PLL designs ௭݂ < ௣݂ ≪ ௥݂௘௙ and ܥଵ ≫ ܥଶ and hence  
 ܵ ௙ܲೝ೐೑ ∝ 20 log ቈ݅௥௜௣௣௟௘ ∙ ܴଵ ∙ ܭ௏஼ை4ߨ ௥݂௘௙ ቉ + 20 log
௣݂
௥݂௘௙  (2.22) 
The open loop bandwidth of a third order PLL employing the second order RC filter 
described above is approximately [10] : 
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 ௖݂ ≈ ߚ ∙ ܴଵ ∙ ܭ௏஼ை2ߨ  (2.23) 
where ߚ = ܭ௉஽/ܰ is the gain from the VCO output to the CP output. From (2.26) and 
(2.27) the reference spur magnitude  
 ܵ ௙ܲೝ೐೑ ∝ 20 log ݅௥௜௣௣௟௘2 ∙ ߚ + 20 log ௣݂௖݂ + 40 log
௖݂/ ௥݂௘௙݊  (2.24) 
Equation (2.28) provides very useful insights to the trade-off that exists for lower 
reference spur performance. To reduce the spur magnitude the PLL designer can: 1) use a 
larger ߚ which means a smaller ܴଵ ∙ ܭ௏஼ை for a desired ௖݂ , however this leads to a reduced 
VCO tuning range or larger loop filter capacitance; 2)use a smaller ௣݂/ ௖݂ ratio, however 
this ratio is limited by the phase noise and settling requirements; 3) use a smaller 
bandwidth to reference frequency ratio ௖݂/ ௥݂௘௙ ; 4) use a higher order loop filter however, 
narrow bandwidths are required in higher order PLLs to ensure stability [10]. Clearly a 
stringent trade-off exists between low reference spur performance and larger ௖݂. 
 
2.5 Fractional-N PLLs 
In the charge pump PLL synthesizers studied so far, the output frequencies 
synthesized are limited to integer multiples of the reference frequency ோ݂௘௙ (integer-N 
PLL) requiring smaller ோ݂௘௙ for finer resolutions. To ensure stability, the loop bandwidth 
must be at least an order of magnitude less than the reference frequency (leading to large 
total capacitance in the loop filter) [10, 12]. Furthermore, a smaller loop bandwidth is 
required to sufficiently suppress spurious signals at the reference frequency. The choice 
of a smaller reference frequency degrades the PLL dynamic behavior. Also, for smaller 
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ோ݂௘௙ larger divider values, ܰ are required, which lead to larger in-band phase noise (as 
evident in (2.16) ). Consequently, the design of an integer-N PLL presents a stringent 
trade-off between frequency resolution, spectral purity and PLL dynamic behavior. 
Synthesizers based on Fractional-N techniques [1, 23, 24] enable the PLL to 
generate frequencies that are fractional multiplies of the reference frequency. This allows 
for a higher reference frequency to be used for any given frequency resolution allowing 
the use of larger loop bandwidth without sacrificing the spectral purity perfomance. 
Further, better PLL dynamic behavior can be achieved and the total capacitance required 
in the loop filter can be decreased allowing full integration of the PLL.  Fractional-N 
synthesizers have the same basic architecture as that of the classical PLL with the addition 
of digital circuitry to control the divider value. The achievable frequency resolution is 
limited by the complexity of the digital circuitry. 
 
2.5.1 The fractional-N principle 
The basic fractional-N PLL is shown in Figure 2.8, the division modulus of the loop 
divider is controlled by the overflow of a digital accumulator of k-bit width; the division 
modulus is set to ܰ + 1 whenever the overflow goes high. In order to realize a fractional 
division ratio  ܰ + ݊ , with 0 ≤ ݊ ≤ 1 the input of the accumulator is set to ܭ = ݊ ∙ 2௞. 
The accumulator produces an overflow  ܭ times in every 2௞ cycles of ோ݂௘௙. The divide 
ratio therefore has an average value: 
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Figure 2.8 Basic fractional-N PLL 
 
 
 
௔ܰ௩௚ = (2௞ − ܭ) ∙ ܰ + ܭ ∙ (ܰ + 1)2௞  
= ܰ + ܭ2௞ = ܰ + ݊ 
(2.25) 
Figure 2.9 shows the timing sequence of the PD/CP output (and phase error) with the VCO 
signal and ௥݂௘௙ for N=6 and n =3/8.  The accumulator value increments to [3, 6, 1(overflow 
goes high), 4, 7, 2(overflow goes high), 5, 0(overflow goes high)] repeatedly. The 
overflow goes high 3 times for every 8 cycles of the reference. When dividing by N, the 
phase error accumulates since the period of the reference signal is larger than the period 
of the signal at the output of the divider.  
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Figure 2.9 Timing sequence for the operation of the basic fractional-N PLL; N=6 and 
n=3/8=0.375 
 
 
  When the overflow is asserted, the divider divides by ܰ + 1 and a VCO 
cycle is “swallowed”. This swallowing of a VCO cycle corresponds to a removal of 2π 
from the phase error [25]. This results in a periodic absolute phase error, exhibiting a saw-
tooth waveform whose fundamental frequency is given by ௦݂௣௨௥ = ݊ ∗ ௥݂௘௙ .   
Figure 2.10 shows the simulated output frequency spectrum for a 10-bit 
accumulator; the spectrum shows the fractional spurs due to the switch. The periodic error 
modulates the VCO control voltage and results in undesirable spurious tones in the output 
of the synthesizer at offsets of  ௦݂௣௨௥  and its harmonics degrading the phase noise 
performance of the PLL as shown in Figure 2.11. 
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Figure 2.10 Simulated output spectrum of a 10-bit accumulator; fRef = 50 MHz, N=6 
n=3/8 = 0.375  
 
Due to the switching action of the PFD the spurious components at frequencies higher 
than ௥݂௘௙/2  are aliased (folded back) into the Nyquist bandൣ0  ௥݂௘௙/2൧. The spur 
performance of the basic fractional-N PLL worsens for smaller values of ݊ as the spurs 
may fall within the loop bandwidth and hence will not be attenuated by the loop.  Various 
techniques have been proposed to reduce the problem of fractional spurs and are 
summarized in Table 2.1. 
 
28 
Figure 2.11 Effect of fractional spurs on the PLL (a) output spectrum (b) phase noise 
for ܰ = 43, ݊ = 3/8 = 0.375 and fRef = 50 MHz 
Table 2.1 Fractional N spur reduction techniques (reprinted with permission from [26] )
Technique Feature Problem 
DAC Phase Estimation Cancels spur by DAC Analog Mismatch 
Wheatley Random Jittering Randomizes divider Frequency Jitter 
ΣΔ modulation Modulates divider ratio Quantization Noise 
Phase interpolation Inherent fractional divider Interpolation jitter 
Pulse generation Inserts pulses Interpolation jitter 
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2.5.2 ΣΔ modulation in fractional-N synthesis 
The use of sigma-delta, ΣΔ modulators for spurious suppression in Fractional-N 
synthesizers has proven to be very attractive due to its oversampling and noise shaping 
properties. Oversampling and noise shaping techniques have been used extensively in 
ADCs to shape the spectrum of the quantization noise such that the SNR within the band 
of interest is improved. Equivalently ΣΔ modulation techniques employed in fractional-N 
synthesizers (Figure 2.12)  are used to shape the phase error spectrum such that the 
quantization noise is pushed further away from the carrier frequency [25].  Figure 2.12 
shows the adaptation of ΣΔ modulators in Fractional-N PLLs.  
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Figure 2.12 ΣΔ Fractional-N Synthesizer 
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Figure 2.13 Digital implementation of first order modulator and signal-flow graph 
 
 
The divider value is controlled by a pth order ΣΔ modulator which acts as a coarse 
quantizer since only integer division values can be realized. The fractional value is 
achieved by toggling the divider value between two (or more) integer values such that the 
average value corresponds to the required division ratio.  
The accumulator discussed previously is an equivalent digital implementation of a 
first-order modulator [23, 24]. Figure 2.13 shows the signal flow diagram of the digital 
accumulator. For each reference cycle the accumulated value is added to the k-bit input 
signal ܭ[݊] producing a value between 0 and 2௞ାଵ.  The carry output of the accumulator, 
the MSB of the (k+1)-bit word output, represents a coarse, discrete-time prediction of the 
accumulator input; the carry output is therefore a single bit quantized version of the 
accumulator input. This coarse prediction introduces a quantization error which 
corresponds to the phase error waveform in Figure 2.9. The residual k-bits which is stored 
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in a k-bit register (to be summed with the input at the next clock cycle) represents the 
negative of the quantization error signal. 
The accumulator implementation of the first-order ΣΔ modulator can be modeled 
by the error-feedback topology [25] shown in Figure 2.14. The accumulator transfer 
function of is derived as: 
 ܻ(ݖ) = ܺ(ݖ) + (1 − ݖିଵ) ∙ ܧ(ݖ) (2.26) 
 
 
X(z)
E(z) 
Y(z)
z-1
Quantizer
-E(z)  
Figure 2.14 Equivalent block diagram of accumulator 
 
 
From (2.26), the carry output consists of the input in addition to a high-pass 
“shaped” version of the quantization error, which is the ΣΔ technique [25] . It is well 
known that first order modulators generate unwanted spurious tones in their output 
spectrum in response to constant input signals [25] which aligns with the observation made 
in 2.5.1 (see Figure 2.10 and Figure 2.11).  In [23] and [24] it was shown that second order 
or higher ΣΔ modulators (ideally) do not generate spurious tones when used to randomize  
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Figure 2.15 3rd Order all-digital ΣΔ MASH Modulator (MASH 1-1-1) 
 
 
the divider modulus; they effectively shape the quantization noise without causing any 
spurs. However, this shaped quantization noise presents an extra source of phase noise 
that must be accounted for in the spectral performance of the PLL.  In order to investigate 
the effect of ΣΔ modulators on the output phase noise of fractional synthesizers, the 
discussion is based on multi-stage noise shaping (MASH) architectures as such 
architectures represent an extreme end of the ΣΔmodulator topology spectrum [1]. 
 
MASH modulators 
MASH modulators have the advantage of being simple to implement with 
minimum hardware. Figure 2.15 shows the structure of a 3rd order MASH or MASH 1-1-
1  modulator which consists of a cascade of digital accumulators and an error cancellation 
network [25].  The first order accumulator re-quantizes the quantization error from the 
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previous stage. The error cancellation network sums the filtered versions of the first order 
accumulator outputs, ݕ௜ in such a way that the quantization error from the first two 
modulators are cancelled. This cancellation is perfect in an all-digital implementation. The 
output of the modulator in Figure 2.15 is a 3-bit word whose mean value is ݊. Therefore 
the divider must switch between 2ଷ division ratios centered around the nominal division 
ratio ܰ. Figure 2.16 shows the division ratio switching due to the MASH 1-1-1; the output 
is from a simulated system with ோ݂௘௙ = 50ܯܪݖ , N=43 n=3/8 
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Figure 2.16 3rd Order ΣΔ MASH (MASH 1-1-1) divider value switching (fRef = 50 
MHz  ܰ = 43 ݊ = 3/8) 
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Figure 2.17 Block diagram of the 3rd Order all digital MASH Modulator 
 
 
The output-input transfer characteristics of the modulator can be derived from its 
error feedback model which is shown in Figure 2.17. The output of the modulator is: 
 ܻ = ଵܻ + (1 − ऊ)ିଵ ∙ ଶܻ + (1 − ऊିଵ)ଶ. ଷܻ 
= ܭ + (1 − ऊିଵ)ଷ ∙ ܧଷ(ऊ) 
(2.27) 
From (2.27) it is evident that MASH modulator exhibits a first-order nature (the system 
has no poles) making it unconditionally stable.  The intensive switching of divider values 
at the output of the modulator translates to high frequency ΣΔ quantization noise in the 
frequency domain. This is evident in the Noise Transfer Function (NTF) of the modulator 
which can be derived from (2.27). The NTF of the 3rd order MASH modulator is  
 ܪ௤௡(ऊ) = (1 − ऊିଵ)ଷ (2.28) 
Similarly the modulator signal transfer function (STF)  ܪ௦(ऊ) = 1  
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Figure 2.18 PSD of 3rd order MASH modulator output (fRef  = 50 MHz n=3/8) 
 
 
Figure 2.18 shows the theoretical PSD and the simulated PSD for a 3rd order 
MASH modulator; the quantization noise is shaped by the high pass NTF. By substituting 
ݖ = ݁௝ଶగ௙/௙ೝ೐೑ and assuming the quantization noise spectra is white, the PSD is calculated 
from the NTF as 
 
௙ܵ(Δ݂) = Δଶ12 ∙ ௥݂௘௙ ቈ2 sin ቆ
ߨ݂
௥݂௘௙ቇ቉
ଶ௡ (2.29) 
where ݊ is the order of the modulator and the quantization step Δ = 1 (since the minimum 
change in divider value can only be 1). 
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2.6 Fractional Spurs 
A major disadvantage of MASH modulators is their tendency to produce periodic 
limit cycles  in response to DC inputs [25]. These limit cycles lead to spurs at the output 
of the PLL and are most severe when the desired fractional offset is a rational fraction of 
the reference frequency [23].  Despite the digital nature of the ΣΔ approach the spur 
locations are hard to predict [11]. Furthermore, the magnitude of the spurs are not 
correlated with the fractional value as such various fractional ratios must be simulated to 
determine the worst case spur. In [25] it is asserted that in order to prevent limit cycles, 
the LSB of the input bit stream can be preset to “1” to set an irrational number condition. 
Presetting the LSB however introduces an error in the synthesized frequency. Thus, in 
order to minimize the frequency error, the size of the accumulator needs to be made large 
enough.  
Figure 2.19 shows the simulated spectrum of a Fractional-N PLL for ௢݂௨௧ =
2.16875 GHz with a 24-bit ΣΔ modulator. In Figure 2.19 (a) the input of the ΣΔ modulator 
was set to K= (01100000000000000000000)2, which is the 24-bit representation of 0.375 
(the choice of a 24-bit accumulators leads to a negligible frequency error for the preset 
condition). In Figure 2.19 (b) the LSB of the first accumulator in the MASH modulator 
was preset to ‘1’. The irrational initial condition is effective in eliminating the fractional 
spurs. The only visible spur is a reference spur. From Figure 2.19 (b) it can be observed 
that the phase noise is shaped by the high pass characteristic NTF of the MASH modulator 
and the PLL closed loop transfer function. Thus the phase noise increases to a point and 
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then decreases when the attenuation provided by the PLL closed loop transfer function 
begins to dominate the modulator NTF. 
 
 
 
Figure 2.19 Output spectrum of fractional-N PLL (fRef  = 50 MHz ܰ = 43, ݊ = 0.375 
௢݂௨௧ = 2.16875GHz): (a) zero initial condition (b) preset LSB ‘1’ condition  
 
 
2.7 Phase Noise Analysis of Fractional-N PLL with MASH ΣΔ Modulator 
Due to the non-linear nature of ΣΔ PLLs [27], the LTI model for the PLL becomes 
more complicated and its behavior is no more well predicted by the model presented 
previously. Various modeling and analysis approaches for ΣΔ PLLs have been presented 
[1, 21-23, 27, 28]. The model in [27] is a simple frequency model which is parameterized 
by the characteristic closed loop transfer function ܩ(݂) of the PLL ( Figure 2.20). The 
model presents several insights into the ΣΔ PLLs.   
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Figure 2.20  Parameterized model of ΣΔ synthesizer (reprinted with permission from  [27] ) 
In the ΣΔ PLL the output of the loop divider is influenced by the integration of the 
deviations in the divider value due to the modulator, as such a digital accumulator is used 
to model the integrating effect of the loop divider. The order of the shaped quantization 
noise in the ΣΔ modulator is reduced by one due to the action of the digital accumulator. 
The low pass closed loop transfer function ܩ(݂) then acts on the shaped quantization 
removing the high frequency components. The resulting ΣΔ quantization noise presents 
as an additional noise source to the existing phase noise contributors. 
Using the above model the impact of the ΣΔ quantization noise on the PLLs noise 
performance is easily derived. Employing Figure 2.20 and a discrete-input to continuous 
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time output, DT-to-CT, transformation [27] the impact of the quantization noise at the 
output of the PLL is calculated as :  
 ܵம,ஊ୼(݂) = 1ܶ |ܶ ∙ ܩ(݂)|ଶ ቤ2ߨ
݁ି௝ଶగ௙்
1 − ݁ି௝ଶగ௙ ቤ
ଶ
× ห൫1 − ݁ି௝ଶగ௙்൯௣หଶܵ௥(݂) (2.30) 
where  ܶ = 1/ ௥݂௘௙ is the PFD input frequency ,ܵ௥(݂) = 1/12 is the quantization noise 
spectrum (assumed to be white) and ݌ is the order of the modulator. 
The SSB phase noise PSD for a MASH modulator  at the output of the PLL is then  
re-written as ; 
 ܵம,ஊ୼(Δ݂) = ൥ (2ߨ)ଶ12 ௥݂௘௙ ቈ2 sin ቆ
ߨΔ݂
௥݂௘௙ ቇ቉
ଶ(௣ିଵ)൩ ∙ |ܩ(݆2ߨΔ݂)|ଶ  ቈ ݎܽ݀ଶܪݖ ቉ (2.31) 
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Figure 2.21 Third order passive low pass filter   
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For second and higher order modulators, the modulator quantization noise 
increases rapidly at higher frequencies around ௥݂௘௙/2. To effectively suppress the high 
frequency noise of a pth order modulator a PLL of at least (p +1)th order is required([1, 
10]) Figure 2.21 shows a third order passive low pass filter [29] that is usually employed 
in fractional N PLLs with 3rd order MASH modulators [1] (an implementation of this loop 
filter results in a fourth order PLL).  
 
 
 
Figure 2.22  Effect of the PLL filtering on the ΣΔ noise (a)with a large loop bandwidth (b) 
with a reduced loop bandwidth set by the ΣΔ characteristics 
 
 
In Figure 2.22 the ΣΔ quantization noise of the MASH modulator at the output of 
the PLL is plotted with the output phase noise. Figure 2.22 reveals the equivalence of the 
loop bandwidth on the phase noise contributed by the ΣΔ modulator. Figure 2.22 (a) shows 
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the output phase noise plot of a fractional-N PLL with  ௖݂ ≈ 1ܯܪݖ. The fourth order PLL 
incorporates a third order loop filter (Figure 2.21) and a 3rd order MASH modulator. The 
out-of-band phase noise is dominated by the quantization noise over a broad frequency 
range. In Figure 2.22(b), ௖݂ is reduced to 200 kHz and the effect of the quantization noise 
is reduced. 
From Figure 2.22 it is obvious that there exists a tradeoff between the loop 
bandwidth and the phase noise contribution of the ΣΔ modulator to the out-of-band phase 
noise. The maximum bandwidth requirement to meet a given out-of-band phase noise 
specification at a given offset can be approximated for a ݌௧௛ order MASH modulator as 
[1]: 
 
௖݂,௠௔௫ ≈ ൤ܵம,ஊ୼(Δ݂) ∙ 12(2ߨ)ଶ௣ . ோ݂௘௙ଶ௣ିଵ ∙ Δ݂ଶ൨
ଵଶ௣ (2.32) 
The constraints posed on the ΣΔ modulator due to in-band noise contributions are 
less severe than the constraints due to the out-of-band phase noise when the loop 
bandwidth is chosen appropriately [1].  For the purposes of this thesis it is assumed that 
the loop parameters in a ΣΔ fractional-N PLL are chosen so that the VCO still dominates 
the out-of-band noise, as in Figure 2.22 (b). 
The narrow bandwidth constraint posed on the design of the fractional-N PLL 
((2.32)) contradicts the initial goal of implementing fractional techniques for higher loop 
bandwidth. Although the bandwidth advantage of the ΣΔ fractional-N PLL is limited (as 
evident in (2.32)), it still provides a better design advantage compared to integer PLL when 
fine frequency resolutions are required. For the same bandwidth, fractional N synthesizers 
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can employ higher reference frequencies, reducing the loop divider value and thus provide 
better in-band noise performance. Further, advantage of using higher reference frequency 
in the fractional-N PLL makes its reference spurs less sensitive to leakage currents. 
 
2.8 PLL Output Jitter  
Absolute jitter is the widely used jitter metric in PLL design literature. The definition 
of the absolute jitter and its relation to other jitter metrics is presented in [4]. The variance 
of the long-term PLL absolute jitter is related to the  PLL phase noise PSD  as [4] : 
 ߪ௧,௉௅௅ଶ = 1(2ߨ ௢݂௨௧)ଶ න ܵథ,௉௅௅(݂) ݂݀
ஶ
଴  [ ݏଶ] (2.33) 
The total output phase noise of the PLL can be approximated as 
 ܵథ,௉௅௅(Δ݂) = ܵథ,௜௡ି௕௔௡ௗ(Δ݂) + ܵథ,௢௨௧ି௕௔௡ௗ(Δ݂) + +ܵம,ஊ୼(Δ݂) (2.34) 
As discussed earlier, if the order and bandwidth ௖݂ of the PLL is chosen appropriately the 
noise performance of the PLL will be limited by ܵథ,௜௡ି௕௔௡ௗ(Δ݂) + ܵథ,௢௨௧ି௕௔௡ௗ(Δ݂) 
which are due to the detector noise and the VCO noise respectively. 
The PLL output jitter is minimized when ௖݂ equals the frequency at which the 
detector noise and VCO phase noise spectrum cross over [3, 30].  When ௖݂ is equal to this 
optimum frequency ௖݂,௢௣௧  the in-band and out-of-band noise components contribute 
equally to the output phase noise. The  optimal PLL design (from the jitter and phase noise 
perspective) therefore has the 1) the detector and VCO consuming equal power and 2) the 
PLL open loop bandwidth set at ௖݂,௢௣௧ . When these conditions are satisfied, the output 
jitter is independent of the reference frequency ௥݂௘௙ and the output frequency ௢݂௨௧ [30].  
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2.9 Motivation and Problem Statement 
The achievable data rates in high throughput applications such as LTE-Advanced is 
limited by the phase noise performance of the RF synthesizers used in the transceiver 
chain. Jitter associated with clock signals limits the SNR performance of data converters 
(ADCs and DACs) and results in degraded performance of clocked digital circuits.   From 
the discussions presented in this section, it is obvious that the in-band phase noise 
performance of the traditional PLL is degraded by the feedback divider and is constrained 
to ℒௗ௘௧௘௖௧௢௥ + 20 logଵ଴ ܰ . Furthermore, a larger loop bandwidth is required to suppress 
the VCO noise. A larger loop bandwidth also improves the dynamic performance of the 
PLL. However, the loop bandwidth of the classical PLL is limited to at least an order of 
magnitude less than the reference frequency. The narrow bandwidth issue is further 
worsened by the effect of reference spurs. To minimize the jitter in the synthesized clock, 
both the in-band and out-band noise must be reduced and the loop bandwidth must be 
optimally chosen such that both noise components contribute equally to the total output 
phase noise. 
Fractional techniques are required in PLLs to achieve finer frequency resolution to 
support applications which require very accurate frequencies (such as NMR spectroscopy) 
or in communication standards where the channel spacing is small. Fractional techniques 
in the classical PLL achieve better frequency resolution by decoupling the reference 
frequency from the required resolution. However, the quantization noise resulting from 
the fractional operation degrades the spectral purity of the synthesized frequency. This 
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leads to a stringent trade-off between the bandwidth of the PLL and the degrading effect 
of the fractional modulator quantization noise on the PLL output spectrum. 
The analog nature of the PLL makes it susceptible to effects such as mismatches and 
leakage current which lead to spurious signals at the output of the PLL. As CMOS 
technology keeps scaling down, the performance of analog circuits in logic centric 
nanometer processes has worsened and will continue to degrade as the process channel 
length is scaled down. To this end, all-digital PLLs (ADPLL) have received much 
prominence in recent publications [31-34]. ADPLLs employing high performance time-
to-digital converters (TDC) can be used to synthesis fractional multiples of the reference 
clock. However, the phase noise and jitter performance of such systems is strongly reliant 
on the effective resolution and linearity of the TDC [34, 35].  The TDC is still generally 
an analog block and thus it is quite challenging to design it for high resolution and linearity 
especially in modern nanometer technologies. 
The aim of this work is to design a Fractional-N PLL frequency synthesizer based 
on a divider-less architecture. By eliminating the divider (and its accompanying noise), 
the PLL in-band noise can be reduced. Also by employing a high detection gain in the 
PLL the remaining in-band noise components can be greatly reduced. A desired feature in 
the architecture is to reduce the reliance on high performance analog circuity by 
incorporating techniques that are insensitive to mismatches and precise timing. This will 
invariably lead to achieving lower phase noise with larger loop bandwidths. 
  As in the classical PLL, the fractional control of the design must be digital 
in nature for ease of implementation. The effect of the quantization noise on output of the 
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PLL and any tradeoff between the phase noise resulting from the fractional operation and 
the loop bandwidth must be minimized. 
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3. FRACTIONAL-N SUBSAMPLING PHASE LOCKED LOOP  
 
3.1 Introduction 
In the previous chapter it was shown that PLL output phase noise contributed by the 
detection circuitry (reference, PFD/CP and divider) is multiplied byܰଶ. As such the in-
band phase noise of the conventional PLL is constrained to ℒ௉஽∕஼௉ + 20 logଵ଴ ܰ  and 
hence can be quite large for PLL with large divide ratios.   
To mitigate the effect of the noise amplification caused by the loop divider, divider-
less PLL architectures based on different phase detectors have been explored.  PLLs based 
on aperture phase detectors, [36] and [37], directly compare the phases between the 
reference signal and the VCO signal in a small time window eliminating the need for 
frequency dividers. Even though the gain seen by the PD/CP noise to the output of the 
PLL is reduced, the effective multiplication factor is still a function of ܰଶ in practical 
implementation [37] .  In the case of injection-locked PLLs [31, 38-40] it has been shown 
that the phase noise within the lock range ௟݂ , is suppressed to that of the injection signal 
[39]. Provided ௟݂ > ௖݂  the in-band phase noise is constrained to ܰଶ. ܵథ,௜௡௝ ;  ܵథ,௜௡௝ being 
the PSD of the injection signal. While the phase noise of the injection signal ܵథ,௜௡௝ is 
typically less than ܵథ,ௗ௘௧௘௖௧௢௥ of the CP-PLL, there is still a strong dependency of the in-
band phase noise performance on ܰ. The subsampling PLL (SSPLL) proposed in [6] 
achieved a very competitive low integrated phase noise (rms jitter) as well as figure-of-
merit by removing the frequency divider and the conventional CP and incorporating a 
sampling based phase detector.  
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However, due to its innate integer-N operation, the SSPLL presented in [6]  did not 
receive much attention. Recently the challenge of fractional operation in the SSPLL was 
addressed in [41] and  [42] by modulating the phase of the reference frequency with a 
digital to time converter (DTC). In this work a fractional N SSPLL (FNSSPLL) based on 
a similar principle as that presented in [41] and [42] is designed and implemented.   
The proposed FNSSPLL has the following similarities and differences compared to 
the previously reported works in [41] and [42] : 
(1) The DTC modulator used in [41] is based on a MASH 1-1-1 modulator. While 
higher order modulators are preferred from the noise shaping and spur 
performance perspective, the use of such modulators increases the required DTC 
range. The design of a DTC with a wide dynamic range and fine resolution can 
prove to be challenging and present a power-jitter trade-off which will limit the 
FOM of the design. Thus in the proposed architecture, the modulator is built 
around a second order MASH modulator (MASH 1-1) to limit the required DTC 
specification; (2) the design incorporates a novel fast 2-step automatic background 
gain error correction mechanism which effectively reduces the noise folding and 
spurious tones due to non-idealities in the DTC; (3) unlike the previous FNSSPLLs 
in [41] and [42], the design presented in this work achieves higher frequency 
resolution without much hardware overhead by leveraging on the dithering 
provided by the MASH modulator as will be shown later; (4) in the presented 
design the traditional SSPLL is modified by incorporating a divide-by-2 in the 
feedback path to serve as a buffer between the VCO and the phase detector. As 
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will be discussed, this proves crucial in reducing the spurs at the reference 
frequency and its harmonics. The additional noise introduced by the divide-by-2 
proves to be minimal, and thus the design still achieves comparable in-band phase 
noise performance while achieving a much better reference spur performance 
compared to the previous FNSSPLLs.  
In the following sub sections an overview of the sub-sampling PLL operation is 
presented. This is followed by an analysis of the phase noise based on a linear phase model 
of the PLL. A comparison between the phase noise of the classical PLL and the SSPLL is 
then made. Following this the proposed digital fractional control is discussed.  An analysis 
of the various implementation limitations and their mitigation is then discussed. The 
section is then concluded with a complete phase domain model and phase noise analysis 
of the proposed design 
 
3.2 Sub-sampling PLL (SSPLL) 
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Figure 3.1 Basic architecture of the Sub-sampling PLL 
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The basic architecture for the SSPLL proposed in [6] (shown in Figure 3.1) consist 
of a sampler controlled by the reference clock which acts as the phase detector,  a 
transconductor ܩெ which is analogous to CP in the classical CP-PLL, a loop filter and a 
VCO. The high frequency VCO signal is “sub-sampled” by a lower frequency (reference 
frequency) with the subsampling phase detector (ܵܵܲܦ). The output voltage of the 
sampler is proportional to the timing error (and thus the phase error) between the VCO 
frequency ௩݂௖௢ and the reference frequency ௥݂௘௙. The sampled voltage ௦ܸ௔௠ is then 
converted to an error current by the transconductor ܩெ which is fed to the low pass 
filter ܮܨ. Under locked conditions, the phase error is ideally zero and consequently ௦ܸ௔௠is 
the DC voltage of the VCO waveform and no current is fed to the ܮܨ . 
 
3.2.1 Sampling based PD 
Sample-and-hold phase detectors have been employed in PLL design for quite 
some time [9],[8, 43, 44].  Sampling PDs have been applied in frequency synthesizers to 
lock to harmonics of the sampling rate, suppress ripple or in applications where the signal 
appears in short burst [10]. It has been shown that PLLs based on such phase detectors 
offer optimal transient response and are theoretically capable of achieving lock in as little 
as one reference period [9]. However, sampling PDs require large filter capacitors due to 
their inherent high detection gain and have limited acquisition range, limiting their use in 
integrated PLLs [9]. In [6] a modified sample-and-hold PD was presented which alleviates 
these drawbacks. 
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Figure 3.2 and Figure 3.3 shows the conceptual and timing diagram of a sample-
and-hold PD [6].  Given that the ratio and ௩݂௖௢/ ௥݂௘௙ is an integer, the sampled voltage ௦ܸ௔௠ 
is equal to the DC voltage ஽ܸ஼  of the VCO signal when the VCO and Ref phases are 
aligned. If a phase error exists the difference between ௦ܸ௔௠ and ஽ܸ஼ is proportional to the 
phase error between the VCO and Ref signals as shown in Figure 3.3.  The sampling based 
PD can work without a divider when ௩݂௖௢/ ௥݂௘௙ is an integer, resulting in potentially lower 
in-band phase noise [6].    
Figure 3.2 Conceptual diagram of sampling based PD [6] 
Figure 3.3 Timing diagram for the sampling based PD (reprinted with permision [6])
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Figure 3.4 Characteristic of sampling based PD  
 
 
The characteristic of sampling based PDs is the same shape as the VCO waveform 
in that if the VCO waveform is sinusoidal the PD characteristic is also sinusoidal with a 
maximum output equal to the VCO peak signal amplitude ܣ௏஼ை [10]. Figure 3.4 shows 
the characteristic of a sampling based PD. The ideal lock point corresponds to the VCO 
crossing point that leads to zero phase error, however the PD will also lock at integer 
multiples of π; the PD cannot differentiate between integer multiples of the reference. 
Unlike the mixer based PD which also exhibits a sinusoidal characteristic, the SSPD is 
insensitive to the duty cycle or shape of the reference clock since in each reference period 
only a single sample of the VCO phase information is processed [6]. 
Around the locking point, the phase error is small and the SSPD gain is 
independent of the reference and VCO frequency and can be calculated as [6]: 
 ܭௌௌ௉஽ = Δݒ௦௔௠Δ߶௏஼ை =
ܣ௏஼ை sin(Δ߶௏஼ை)Δ߶௏஼ை ≈ ܣ௏஼ை (3.1) 
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Figure 3.5 SSPD/CP with pulse width gain reduction (reprinted with permission from [6]) 
The combined gain of the sampling based PD and the transconductor CP is expressed as 
ܭ௉஽ = Δଓ஼௉തതതതΔ߶௏஼ை = ܣ௏஼ை ∙ ݃௠ (3.2)
3.2.2 SSPD/CP with pulsed gain reduction 
The value of the loop capacitance required to have a stable loop is directly 
proportional to the PD/CP gain  ܭ௉஽ [12].The ܭ௉஽ in equation (3.2) is large and thus 
would require a large filter capacitance making full integration difficult . One way to 
reduce the gain is to reduce the charge pump bias current effectively reducing ݃௠. 
However the effects of process, voltage and temperature (PVT) variations will be more 
pronounced for smaller current sources. In [6] a pulse reduction technique is used; a pulse 
generator (pulser) generates a pulse of width ߬௣௨௟ in each reference period ோܶ௘௙ which 
simultaneously turns on the UP and DN current sources as shown in Figure 3.5 and Figure 
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3.6. The average CP output current is thus reduced by ߬௣௨௟/ ோܶ௘௙ and the combined 
SSPD/CP gain is: 
 ܭ௉஽ = Δଓ஼௉തതതതΔ߶௏஼ை = 2 ∙ ܣ௏஼ை ∙ ݃௠ ∙
߬௣௨௟
ோܶ௘௙ (3.3) 
Since the pulser output and Ref are non-overlapping there is no need for a second track 
and hold which is usually required to make the sampled voltage a constant DC value. Also 
the use of anti-phase VCO and differential sampling mitigates charge injection and charge 
sharing issues associated with sample-and-hold circuits and helps reject supply noise [6]. 
 
 
 
Figure 3.6 Simulated operation of SSPD/CP with gain reduction 
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Figure 3.7 Phase domain model of SSPLL with noise sources 
 
 
3.2.3 Linear continuous time model of SSPLL 
Although sampling based PLLs are discrete time processes in nature, if the 
sampling period is constant and the open loop  bandwidth is constrained to a tenth or less 
of the sampling rate, the loop behavior can be modeled by using continuous time system 
approximations[9]. If the system bandwidth constraint is not met, a complete z-domain 
analysis of the system is required to incorporate the effects of sampling; such analysis is 
presented in [9] and  [43, 44] . 
Due to the sub-sampling operation, the output of the sampler is an aliased signal 
of the VCO with a frequency given by: 
 ௔݂௟௜௔௦ = ௏݂஼ை − ௥݂௘௙ × ݎ݋ݑ݊݀ ൬݂ݒܿ݋݂ݎ݂݁൰ = ݂ݒܿ݋ − ܰ ∙ ݂ݎ݂݁  (3.4) 
where ݎ݋ݑ݊݀(ݔ) rounds to the nearest integer ܰ. From equation (3.4) there is a “virtual” 
multiplication × ܰ of the reference frequency /phase of Ref at the phase comparison node. 
While this multiplication does not physically exist, it must be incorporated in the model 
to capture its effects on the system. As stated already, the sampling based PD can work 
without the feedback divider, hence there is no divider in the feedback path. Figure 3.7 
 55 
 
shows the linear phase domain model of the basic SSPLL with noise sources. The open 
loop transfer function ܣௌௌ(ݏ) of the SSPLL is derived from Figure 3.7 as: 
 ܣ௦௦(ݏ) = ܭ௉஽ ܼ௅ி(ݏ) ܭ௏஼ைݏ  (3.5) 
Similarly the closed loop transfer function from the input of the SSPD to the output of the 
PLL is expressed as: 
 ܩ௦௦(ݏ) = ܣ௦௦(ݏ)1 + ܣ௦௦(ݏ) (3.6) 
 
3.3 In-band Phase Noise 
From the phase domain model in Figure 3.7, the equivalent noise referred to the input of 
the SSPD can be expressed as: 
 ܵథ,ௌௌௗ௘௧௘௖௧௢௥ = ቆܰଶ ∙ ܵథ,ோ௘௙ + ܵథ,ௌௌ௉஽ + ௜ܵ,ௌௌ஼௉ܭ஽ଶ ቇ (3.7) 
The transfer function of the (input referred) detector noise to the output of the PLL is the 
closed loop transfer function ܩ௦௦(ݏ). The total in-band phase noise at the output of the 
SSPLL is given as: 
 ܵథ,௜௡ି௕௔௡ௗ (߂݂) = |ܩ௦௦(݆2ߨ߂݂)|ଶ ቆܰଶ ∙ ܵథ,ோ௘௙ + ܵథ,ௌௌ௉஽ + ௜ܵ,஼௉ܭ஽ଶ ቇ (3.8) 
From equation (3.8) there is no divider noise, and SSPD and CP noise are not multiplied 
by ܰଶ when transferred to the PLL output. However, the noise due to the reference crystal 
and its buffers is still multiplied by ܰଶ . The SSPLL potentially achieves less in-band 
noise. 
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3.3.1 SSPD noise 
The SSPD noise contribution is found by relating the equivalent voltage noise its 
output ݒ௡,ௌௌ௉஽ଶതതതതതതതതത and the corresponding VCO phase error in the steady state [6] 
 ݒ௡,ௌௌ௉஽ଶതതതതതതതതത = ݇ܶܥ௦௔௠௣ ≈ ൫ܣ௏஼ை ∙ Δ߶௏஼ை,ௌௌ௉஽൯
ଶ (3.9) 
where ܥ௦௔௠௣ is the value of the sampling capacitor. Due to aliasing the noise of the SSPD 
is band limited to [0 ௥݂௘௙/2].  If white noise spectrum is assumed, the steady state phase 
error due to the SSB PLL in-band noise contributed by the SSPD is: 
 ൫Δ߶௏஼ை,ௌௌ௉஽൯ଶ = න  ܵథ,ௌௌ௉஽(݂)௙ೝ೐೑/ଶ଴ ݂݀ =  ܵథ,ௌௌ௉஽(݂) ×
௥݂௘௙2  (3.10) 
Combining equations (3.9) and (3.10) the SSB noise of the SSPD is: 
  ܵథ,ௌௌ௉஽(݂) = 2݇ܶܥ௦௔௠ ∙ ܣ௏஼ைଶ ∙ ௥݂௘௙ (3.11) 
Since the noise of the SSPD not multiplied by ܰଶ , a large ܥ௦௔௠ is not required to keep 
the noise contribution of the SSPD inconsequential. 
 
3.3.2 Charge pump noise 
Since the output current of the SSCP is duty-cycled by the action of the pulser, the 
current sources are switched on for a fraction of time reducing the CP noise as in the CP-
PLL. The equivalent thermal noise current due to the current sources is thus: 
 ௜ܵ,஼௉ = 2 × 4݇ܶߛ ∙ ݃௠,஼௉ ∙ ߬௣௨௟ோܶ௘௙ (3.12) 
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3.3.3 Noise comparison 
In the CP-PLL the CP noise often dominates the in-band noise [6] and thus the in-
band noise performance can be approximated by the influence of the charge pump noise. 
The closed loop CP noise transfer function is calculated as:  
ܪ஼௉(ݏ) = 1ߚ஼௉ ∙
ܣ(ݏ)
1 + ܣ(ݏ) =
1
ߚ஼௉ ܩ(ݏ) (3.13)
where ߚ஼௉ is defined as the feedback gain from the output of the PLL to the charge pump 
output. For frequencies well below the loop bandwidth ݂ ≪ ௖݂, ܩ(ݏ) ≈ 1 and the in-band 
phase noise due to the CP is approximately: 
ܵథ,௜௡ି௕௔௡ௗ,஼௉ (߂݂) = หܪ௖௣(߂݂)หଶ ௜ܵ,஼௉(߂݂) ≈ ௜ܵ,஼௉β஼௉ଶ (3.14)
From equation (3.14) a larger ߚ஼௉ is required in order to suppress the CP noise. For the 
classical PLL which makes use of the 3-state PFD/CP the ߚ஼௉ is reduced by the divide 
ratio N as indicated by equation (3.15) . This aligns with the observation of the charge 
pump noise power being multiplied by ܰଶ. 
ߚ஼௉,௉ி஽ = Δଓ௖௣തതതതΔ߶௏஼ை =
ܭ௉஽ܰ =
ܫ஼௉2ߨ ∙
1
ܰ (3.15)
In the SSPLL, since there is no divider in the feedback path ߚ஼௉,ௌௌ is independent of ܰ 
and is given by: 
ߚ஼௉,ௌௌ = ߂ଓ௖௣തതതത߂߶௏஼ை = ܭ஽ = 2 ∙ ܣ௏஼ை ∙ ݃௠ ∙
߬௣௨௟
ோܶ௘௙
= 2 ∙ ܣ௏஼ை ∙ 2ܫ஼௉௚ܸ௦,௘௙௙ ∙
߬௣௨௟
ோܶ௘௙
(3.16)
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A larger ߚ஼௉ leads to a lower in-band noise if the CP noise dominates the detector 
noise; beyond a certain ߚ஼௉  the noise of the CP is negligible, the in-band phase noise is 
dominated by the other detector noise components and increasing ߚ஼௉ further will have no 
advantage. Therefore the reduction factor ߬௣௨௟/ ோܶ௘௙ must be chosen such that ߚ஼௉,௦௦ is not 
“unnecessarily high” but sufficient enough to make the CP noise contribution to the output 
in-band phase noise negligible [6]. A good choice of ߚ஼௉,௦௦ improves the phase noise 
performance without requiring an unnecessarily large loop filter capacitor to stabilize the 
loop [6]. 
Comparing the CP feedback gains of the CP-PLL and SSPLL using (3.15) and 
(3.16) 
ߚ஼௉,ௌௌߚ஼௉,௉ி஽ = 8ߨ ∙ ܰ ∙
ܣ௏஼ை
௚ܸ௦,௘௙௙ ∙
߬௣௨௟
ோܶ௘௙ (3.17)
Typically, ܰ ≫ 1, ܣ௏஼ை > ௚ܸ௦,௘௙௙ and 0.1 ோܶ௘௙ < ߬௣௨௟ < 0.5 ோܶ௘௙  and thus equation 
(3.17) is much larger than 1. Assuming the same current sources are used in both 
architectures, the theoretical CP noise improvement achievable by using the SSPLL over 
the classical CP-PLL is expressed by equation (3.18). The in-band phase noise contributed 
by the CP in the SSPLL is orders of magnitude lower compared to the CP-PLL and this 
advantage   becomes more prominent for higher ௩݂௖௢ or lower ோ݂௘௙ [6] . 
ܵథ,௜௡ି௕௔௡ௗ,஼௉,௉ி஽ܵథ,௜௡ି௕௔ ,஼௉,ௌௌ௉஽ = ቆ8ߨ ∙ ܰ ∙
ܣ௏஼ை
௚ܸ௦,௘௙௙ቇ
ଶ ቆ߬௉ி஽ோܶ௘௙ ቇ
= ቆ8ߨ ∙ ܣ௏஼ை௚ܸ௦,௘௙௙ ඥ߬௉ி஽ቇ
ଶ × ቆ ௏݂஼ைଶோ݂௘௙ ቇ
(3.18)
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3.4 Frequency Acquisition 
The sinusoidal characteristics of the SSPD limits its frequency acquisition range [6] 
. Since the output of the SSPD is incapable of distinguishing between integer multiples of 
the reference, the SSPLL may false lock to an arbitrary harmonic of the reference 
frequency [10], as such an auxiliary frequency locked loop (FLL) is needed to lock the 
frequency to the desired value  . The FLL can be a simple conventional PLL consisting of 
a divide-by-N and a 3-state PFD/CP with a dead zone (DZ) inserted between the PFD and 
CP [6]. The FLL CP current is set such that the FLL loop gain is larger than that of the 
SSPLL outside the DZ.  When the frequency/phase error is large and exceeds the FLL DZ, 
the FLL dominates and drives the VCO control voltage to reduce the error. 
÷ N
UP
DN
PFD
IUP
IDN
CPFLL
OutVCO
Vsam+
SSPD LF
IUP =gmVsam+
IDN =gmVsam-
CPSSPLL
Ref
vc
R1
C1
C2Pulser
DZ
Vsam-
Core Loop
FLL
Figure 3.8 Block diagram of SSPLL (reprinted with permission from [6] )
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As the frequency error reduces and falls within the FLL DZ (frequency lock is acquired), 
the FLL CP current falls to zero and the core SSPLL takes over the loop control and locks 
the phase of the Ref and VCO (phase acquisition). When the SSPLL is in lock, the FLL 
does not influence the core loop performance and thus the low phase noise advantage of 
the sub-sampling technique is preserved. The complete block diagram of the SSPLL 
presented in [6] is shown in Figure 3.8. 
 
3.5 Reference Spur Performance of SSPLL 
In the SSPD/CP described in 0 , the amplitude of the output current depends on the 
sampled voltage but has a constant on-time ߬௣௨௟ set by the pulser. Under locked condition, 
the net CP current is zero which implies that up and down current amplitudes must be 
equal. The loop tunes the VCO sampled point until the amplitudes of the current sources 
are matched by shifting the ideal locking point away from the VCO DC voltage.  Since 
the action of the SSPLL drives the charge pump current to be equal, mismatches in the 
current sources lead to a steady state phase error as in the conventional PLL. However, 
the mismatch mechanism in the subsampling loop does not lead to ripples on the VCO 
control [45].  As such, the SSPLL has very low ripples on the VCO control. However, the 
periodic sampling of the VCO leads to charge injection, charge sharing and frequency 
modulation mechanisms that limit the spur performance of SSPLLs.  
While buffers may be placed between the SSPD and VCO in practical design, the 
isolation provided by these buffers is limited by its parasitics especially at high frequencies 
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where parasitic effects are prominent; the sampling action still disturbs the VCO operation 
via parasitic paths in the buffers [46]. 
During the tracking phase of the sampler the VCO is loaded by ܥ௦௔௠ (if a buffer is 
placed between the SSPD and the VCO, ܥ௦௔௠ in this context is the effective capacitance 
seen by the VCO due to the sampler switching). The frequency during the tracking phase 
therefore varies from the VCO frequency during the hold phase of the sampler when the 
VCO is no longer loaded by ܥ௦௔௠. In [46] it is shown that the modulation in the VCO 
frequency by the periodic sampling action at ோ݂௘௙ mimics binary frequency shift keying 
(BFSK) modulation. The VCO reference spur due to the BFSK effect is derived in [46] 
and is given as 
 ܵ ௙ܲೝ೐೑,஻ிௌ௄ = 20 log ൤sin൫ߨ ܦ௥௘௙൯  ∙ ܰ2ߨ ∙
ܥ௦௔௠ܥ௧௔௡௞൨  ݀ܤܿ (3.19) 
where ܦ௥௘௙ is the duty cycle of the reference frequency and ܥ௧௔௡௞ is the tank capacitance 
of the VCO. While a choice of a smaller ܥ௦௔௠ will lead to a low spur level, the ݇ܶ/ܥ௦௔௠ 
noise of the sampler must also be kept low in order to achieve a good in-band phase noise 
performance.  
Charge injection from the sampling switches also disturbs the VCO operation and 
results in spurs [45].  A dummy sampler can be used to cancel out the charge injection and 
reduce the BFSK effect since VCO is always connected to ܥ௦௔௠. The BFSK spur is then 
limited by the capacitor mismatch between the sampler and its dummy Δܥ௦௔௠ and its 
amplitude is given as [46] : 
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 ܵ ௙ܲೝ೐೑,஻ிௌ௄ = 20 log ൤sin൫ߨ ܦ௥௘௙൯  ∙ ܰ2ߨ ∙
Δܥ௦௔௠ܥ௧௔௡௞  ൨ (3.20) 
Charge sharing occurs between the VCO and ܥ௦௔௠ since the sampling capacitor 
voltage and the tank capacitor voltage may be different when they are connected at the 
switch-on moment. While the sampling capacitor voltage is well-defined and equal to the 
VCO DC voltage, the tank capacitor voltage depends on the position of the reference 
tracking edge. Maximum charge sharing occurs if the reference tracking edge occurs at 
the peak of the VCO waveform[46]. . In [45] a duty cycle controlled reference buffer with 
a delay locked tuning is used to control the reference tracking edge to further reduce the 
spur level. 
The spurs induced by the effects of the periodic sampling of the VCO are not 
associated with the loop filter and hence there is no trade-off between the loop bandwidth 
(and filter order) and the reference spur performance of the SSPLL. Therefore it is 
theoretically possible to achieve good spur performance with a large bandwidth in the 
SSPLL. 
 
3.6 SSPLL in Fractional-N Mode 
The SSPLL discussed so far is only capable of synthesizing integer multiples of the 
reference frequency. Figure 3.9 presents the issues in generating fractionally related 
frequencies to help understand the underlying principle of fractional operation. Figure 3.9 
(a) shows two frequency waveforms whose frequency have a fractional relation, in this 
case ோ݂௘௙/ ௏݂஼ை = 1.75.  The timing difference between the edges Δ߬ (and hence phase  
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Figure 3.9 (a) Fractional frequency ௏݂஼ை = 1.75 ∗ ோ݂௘௙. (b) programmable delay (c) 
programmable infinite delay 
 
 
difference) becomes infinite with time. In order to achieve a zero average phase error 
(which is required for any PLL to lock), some phase modulation mechanism must exist in 
the PLL. 
In the CP-PLL fractional operation is achieved by modulating the divide value such 
that some of the VCO pulses are “swallowed” and thus the average current of the CP is 
zero as shown in Figure 3.9 (b). A major advantage of the SSPLL is its ability to work 
without a divider leading to superior phase noise performance. It is therefore counter 
intuitive to introduce a divider to achieve fractional functionality. A residue DAC could 
be introduced to compensate the CP current due to the phase error, such that the average 
charge pump current when the PLL is locked is zero ([47] and [48]). However the DAC 
(a) (b) 
(c) 
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resolution would need to be well matched to the loop gain leading to large DAC elements 
and the solution becomes cumbersome [41] .  
Fractional operation can be achieved by modulating the VCO frequency; in Figure 
3.9 (C) the VCO signal is delayed by Td, to align the VCO edge with the reference edge. 
However a programmable infinite delay would be required to remove the timing skew 
over time making this impractical. Furthermore any operation on the VCO results in large 
power consumption (the VCO frequency is usually an RF signal and would require power 
hungry buffers) and poor phase noise performance.   
In [41] it is observed that the phase of the reference can be modulated to match the 
phase of the VCO output to achieve a similar operation as the divider modulation in the 
CP-PLL. This technique is well suited to the sampling based PLL since the sampled phase 
error is controlled by the reference signal. 
 
0.25*TVCO 0.5*TVCO 0.75*TVCO 0.25*TVCO0*TVCO
REF
VCO
REF_D
 
Figure 3.10 Fractional principle in the SSPLL: ௏݂஼ை = 2.75 ∗ ோ݂௘௙ 
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The basic fractional N operation in the SSPLL is illustrated in Figure 3.10. 
Assuming it is desired to generate a fractional ratio which differs from the integer ratio 
௜ܰ௡௧ by ߙ  where 0 ≤ ߙ < 1 ; in this example ߙ = 0.25, ௜ܰ௡௧ = 3 and the desired division 
ratio  ܰ = 3 − 0.25 = 2.75. In the first reference cycle the sample point aligns with the 
positive zero-crossing point of the VCO as desired. However a timing error of 0.25 ∗ ௏ܶ஼ை 
exists in the second cycle and the sampling edge must be delayed by this timing error in 
order to sample the positive zero crossing point of the VCO. The timing error in the 3rd 
cycle increases to 0.5 ∗ ௏ܶ஼ை and the sampling edge must be delayed by this amount. 
Similarly, in the fourth cycle the sampling edge must be delayed by 0.75 ∗ ௏ܶ஼ை. By 
consequence the fifth sampling edge should be delayed by 1 ∗ ௏ܶ஼ை. However it can be 
observed that by skipping a VCO cycle, the sampling edge coincides with the VCO zero 
crossing and hence no delay is required (0 ∗ ௏ܶ஼ை).  In this example the SSPD samples the  
௜ܰ௡௧ VCO crossing point 3 times and ( ௜ܰ௡௧ − 1) VCO crossing point once in every four 
reference cycles; the reference period and ௏ܶ஼ை are related as 4 ∙ ோܶாி = 3 ∙ ௜ܰ௡௧ ∙ ௏ܶ஼ை +
( ௜ܰ௡௧ − 1) ∙ ௏ܶ஼ை , and we note that 
 ோܶாி = ൬ ௜ܰ௡௧ − 14൰ ௏ܶ஼ை = ( ௜ܰ௡௧ − ߙ) ∙ ௏ܶ஼ை (3.21) 
The desired divide ratio ோ݂௘௙/ ௏݂஼ை =  ௜ܰ௡௧ − ߙ is achieved by the “swallowing” of a VCO 
cycle similar to the action of the divider in the fractional-N CP-PLL. Since the SSPD 
exhibits a sinusoidal gain characteristic which repeats every VCO cycle this swallowing 
action does not generate any phase error and no modulation of the VCO control line 
occurs. Furthermore, the delay required in each reference period can be calculated 
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precisely, since both the desired fractional frequency and the reference frequency are well 
defined. Barring the ability to implement an ideal delay generator, the fractional-N SSPLL 
can produce a spur-less output frequency unlike the ΣΔ Fractional PLL in section 2.5.  
Since the delay wraps around, the delay range required is just a VCO period making this 
a more practical approach. 
 
3.6.1 Fractional control of SSPLL 
As previously stated the delay required in each reference cycle can be calculated 
precisely as it depends on the divide ratio N and the reference period ோܶ௘௙. Therefore in 
order to control SSPLL for fractional operation, a DTC is employed to delay the reference 
signal. A digital controller is used to determine the required delay and controls the DTC 
as shown in Figure 3.11.  
 
 
 
Figure 3.11 Basic implementation of a fractional-N SSPLL 
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Since the SSPD works with only integer related frequencies, α represents the 
frequency error in the phase detection. By accumulating this error we can determine the 
necessary phase adjustment (and thus delay) needed in the next clock cycle. By employing 
a digital accumulator, we achieve both the required accumulation and “phase wrapping” 
operations. The accumulator output then provides the precise delay (scaled by the VCO 
period) required in the subsequent cycle. 
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Figure 3.12 Proposed digital fractional control (DFC)  
 
 
Figure 3.12 shows the proposed digital fractional control (DFC). For simplicity we 
initially assume sd[k] is 0.  If we set ܭ௖௢௔௥௦௘ = ߙଵ ∗ 2௥, then the output of the r-bit 
accumulator, n[k] increments by ܭ௖௢௔௥௦௘ at each reference cycle. Provided the 
accumulator has no overflow the period of the DTC output is ܰ ∙ ௏ܶ஼ை = ௥ܶ௘௙ + ݊[݇] ∗
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௏ܶ஼ை. When the accumulator overflows the SSPD samples the (N-1)th VCO crossing 
point. The fractional value achieved is ௜ܰ௡௧ − ܭ௖௢௔௥௦௘/2௥.    
In order to achieve higher frequency resolution ܭ௖௢௔௥௦௘ is dithered by the output 
of a MASH 1-1 ΔΣ modulator [49] . The output of the ΔΣ modulator sd[k] has a mean 
value ߙଶ = ܭ௙௜௡௘/2௠ and thus the average input to the accumulator is (ܭ௖௢௔௥௦௘ + ߙଶ). 
The resulting fractional part at the input of the accumulator becomes ߙ = ߙଵ + ߙଶ and 
hence 
 ߙ = ܭ௖௢௔௥௦௘2௥ +
ܭ௙௜௡௘2௥ା௠ (3.22) 
The achievable fraction division ratio is thus ܰ = ௜ܰ௡௧ − ௄೎೚ೌೝೞ೐ଶೝ − ௄೑೔೙೐ଶೝశ೘  
 
3.7  DTC Non-Idealities 
3.7.1 Finite quantization 
The DTC delays the input reference in order to align the sampling edge and the 
VCO zero crossing point. Provided the least delay required is within the DTC resolution, 
no error exists in the sampling moment. The achievable accuracy in the delay generated 
and hence the sampling moment is limited by the resolution (LSB) of the DTC even for a 
noiseless system. A finite DTC resolution leads to error currents which are fed into the 
LPF leading to ripples on the VCO control line.  
To reduce the effect of the limited DTC resolution on the PLL output spectrum, 
the quantization noise resulting from the finite DTC steps must be made negligible in 
comparison to the other noise sources [41].  MASH modulator at the input randomizes the 
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generated code which helps to reduce the spurious content. The second order modulator 
used has an output range of 3 .However the DTC range required becomes two VCO 
periods since codes generated have a larger range due to the action of the MASH 1-1 
modulator. 
 
3.7.2 Offset and gain error 
Any offset in the DTC delay appears at the output of the PLL without degrading 
the spectral purity performance of the PLL since this delay is fixed and occurs in the 
reference path. Furthermore by careful design of the DTC the offset can be minimized. 
Due to the analog nature of the DTC, the DTC gain (delay per LSB) varies with PVT 
variations. The variations in the absolute gain cannot be predicted and differ under 
different operating condition. 
Gain error in delay steps leads to spurs in the output spectrum of the PLL. Some 
form of automatic background calibration is required to keep track of the gain variations 
and adjust them either in the analog or digital domain. The required calibration can be 
implemented using sign least-mean-square (LMS) algorithms which have been 
extensively used in digital PLLs.  
In [41] and [42] the LMS algorithm is  achieved by extracting the sign of the 
sampled voltage and correlating it with a change in the direction of the  digital control 
word. If ߛ is the DTC gain coefficient, then the LMS algorithm updates ߛ as follows: 
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 ߛ[݇ + 1] = ߛ[݇] − μ ∙ ݏ݃݊ ቎෍ ݌[݆]
௞
௝ୀଵ
∙ ܵܫܩܰ቏ (3.23) 
where ݌[݆] is the digital control word from the DTC modulator , μ is the step  size and 
SIGN is the sign of the sampled voltage.  Intuitively the algorithm checks to see if the 
SSPD samples early or late with respect to a given word from the DTC modulator. For 
instance if SSPD samples earlier than delay determined by the DTC modulator, then the 
DTC gain is too low and ߛ is increased to compensate for this. The delay correction loop 
(DCL) does not contribute any noise to the circuit after it converges. 
 
3.7.3 DTC nonlinearity 
Integral non-linearity (INL) and differential non-linearity (DNL) in the DTC 
transfer function lead to an increased code-dependent quantization error and to potential 
noise folding and spurs [50].  Various techniques used to improve the linearity of DAC 
can be applied for the DTC as well. The main source of non-linearity is the mismatch 
between the delay tuning elements of the DTC. In this work careful consideration is given 
to the layout of the DTC elements; the layout is done in such a way to reduce the spread 
of the tuning elements and the routing parasitic. Matching improves with technology for 
the same area of capacitance [41] and as such the use of advanced nanometer-scale 
technology offers an added advantage in this regard. A dynamic element matching (DEM) 
technique based on data weighted averaging (DWA) [51] is employed to further improve 
the linearity of the tuning element array. 
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3.7.4 DTC phase noise 
The device noise of the DTC appears in the reference path and adds to the reference noise. 
As previously mention the reference noise power is virtually multiplied by the frequency 
ratioܰଶ. Therefore the in-band phase noise performance of the SSPLL is limited by the 
phase noise of the DTC and reference. Careful design consideration must be to minimize 
the DTC noise to maintain the low phase noise advantage of the SSPLL.  
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4. DESIGN AND IMPLEMENTATION  
 
This section presents the design of the various blocks in the proposed FNSSPLL. 
Design issues and techniques to circumvent these challenges are also presented. 
 
4.1 Proposed System Architecture 
Figure 4.1 shows the complete block diagram of the proposed FNSSPLL.  The 
output frequency of the proposed FNSSPLL is given as: 
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Figure 4.1 Block diagram of the proposed FNSSPLL 
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௢݂௨௧ = 2 ∗ ௥݂௘௙ ቆ ௜ܰ௡௧ − ݇௖௢௔௥௦௘2ଵ଴ −
݇௙௜௡௘2ଶ଴ ቇ (4.1) 
where ௜ܰ௡௧ is the integer division ratio and ݇௖௢௔௥௦௘ and ݇௙௜௡௘ are the coarse and fine 
fractional control words. For a reference frequency of 50MHz the frequency resolution of 
the proposed FNSSPLL is 95.4 Hz. 
In the following sections the implementation of the various blocks in the FNSSPLL are 
discussed. 
 
4.2 Voltage Controlled Oscillator and Divide-By-2  
4.2.1 Implementation of VCO 
The implemented LC-VCO is based on a complementary cross-coupled negative 
resistances which has been shown to achieve lower power consumption for the same phase 
noise performance compared to NMOS/PMOS-only structures. The improved phase noise 
performance is achieved due to the modified impulse sensitivity function (ISF) and lower 
phase noise conversion gain of the architecture [14]. Figure 4.2 shows the schematic of 
the VCO 
In this implementation the tail current source has been removed to reduce the 
flicker noise up conversion. Since the tail current has been removed the oscillation 
amplitude can be maximized to almost full swing. The VCO operates in the voltage-
limited regime with almost constant amplitude along the entire tuning range [52].  By 
removing the tail current source, the VCO becomes sensitive to voltage variations on the 
supply line. To mitigate noise coupling from other circuits through the supply line the  
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Figure 4.2 Schematic of complementary VCO circuit with capacitor banks 
 
 
VCO core has a separate supply voltage line and thus a voltage regulator is used to supply 
the VCO supply voltage.  
When the transistors enter deep triode during oscillation, the on-resistance of each 
transistor degrades the quality factor, Q, of the tank and the noise ISF from each transistor 
to the output phase is substantially larger [22]. Furthermore since the tail current has been 
removed the bias current of the circuit will vary largely across process and temperature.  
By decoupling the gate and drain of the PMOS transistors it is possible to bias the VCO 
core to minimize and control the current and avoid the PMOS transistors from entering 
deep triode. Since the gates of the PMOS do not see the full swing their sizes can be 
optimally chosen to reduce their parasitic capacitance. 
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Tail inductors are used to resonate the parasitic capacitance (at 2f0) at the PMOS 
and NMOS source nodes. The resulting source degeneration (at 2f0) reduces the flicker 
noise up conversion and tank Q degradation when one of the transistors enters the triode 
region [53]. 
A 10-bit capacitor array is connected to the tank to provide coarse frequency tuning 
of the VCO. The effect of a capacitance change on the frequency is less at lower 
frequencies as such the 10-bit bank is sub-divided into two 5-bit binary weighted capacitor 
banks and a larger unit capacitor is used for the lower frequencies. 
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Figure 4.3 Simulated tuning range of the VCO across the coarse capacitor bank and fine 
tuning for ܥ஽ூீ = 0 − 31 (insert)  
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Figure 4.4 Simulated VCO performance across the VCO tuning range (a) Phase Noise at 
100 KHz and 1MHz and (b) Figure-of-Merit (FOM) 
 
 
Fine frequency tuning is achieved by using NMOS in N-well moscap varactors. 
Ac coupling between the varactors and VCO core is employed to avoid varactor 
modulation due to common mode variations. The varactors are biased to allow positive 
and negative voltages across them. This helps to provide a wide continuous tuning range. 
The coupling capacitors are chosen such that their effect on the capacitance provided by 
the varactors is minimum. Again since a wide tuning range is required a 5-bit binary 
weighted array of varactors is used to maintain the KVCO fairly constant across the entire 
frequency range. Figure 4.3 shows the simulated tuning characteristic of the VCO.  
Figure 4.4(a) shows the simulated phase noise performance of the VCO across the 
tuning range at 100 kHz and I MHz offsets. The widely used figure-of-merit (FoM) for 
comparing the performance of VCOs is given as 
 ܨ݋ܯ = ܲℎܽݏ݁ ܰ݋݅ݏ݁ − 10݈݋݃ ൤ቀ߱଴߂߱ቁ
ଶ . 1ܲ݋ݓ݁ݎ(ܹ݉)൨ (4.2) 
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Table 4.1 Summary of simulated VCO performance 
Parameter Simulated 
Frequency Range (GHz) 3.07~5.64 
Power (mW) 3.28-4.98 
Phase noise at 1MHz offset (dBc/Hz) -123.95 
FOM -189.37 
 
 
where ߱ ଴ is the carrier frequency of the VCO and ߂߱ the offset from the carrier.  In Figure 
4.4(b) the simulated FoM at a 1MHz offset is plotted; the VCO achieves a FoM better than 
-189 dBc/Hz.  The summary of the simulated VCO performance is presented in Table 4.1. 
 
4.2.2 Divide-by-2 
As discussed in the previous chapter, the periodic sampling of the VCO by the SSPD leads 
to BFSK phenomenon which introduces spurs in the output of the VCO. To reduce this 
effect, a divide-by-2 is inserted between the VCO and the SSPD to serve as a buffer. 
Furthermore the use of the divide-by-2 reduces the operating frequency of the SSPD and 
the programmable divider in the FLL. The divide-by-2 is shown in Figure 4.5 (a) consists 
of two dynamic differential cascode voltage switch logic (DCVSL) latches (Figure 4.5(b)) 
[54] connected in negative feedback loop. The DCVSL latches are used in this 
implementation since they provide low load capacitance on the input and provide 
automatic complementary function while consuming no static power.  The simulated 
action of the divide-by-2 is shown in Figure 4.6. 
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Figure 4.5 Divide-by-2 (a) circuit implementation (b) schematic for latch 
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Figure 4.6 Simulated operation of the divide-by-2 
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4.3 Sampling Buffer and SSPD 
4.3.1 Sampling buffer 
The divide-by-2 output is a square wave, exhibiting a high slew rate. The gain of the SSPD 
will be unnecessarily high due to the high slew rate of such a signal. A sampling buffer is 
placed before the sampler to reduce the slew rate of the signal, by limiting the rise and fall 
time of the signal.  Figure 4.7(a) shows the schematic of the sampler buffer which is based 
on an inverter loaded with resistors. The rise and fall time of the output is determined by 
the equivalent RC time constant during switching of the inverter (Figure 4.7 (b)). Figure 
4.8 shows the RC- waveform at the output of the SSPD buffer. 
 
 
 
 
Figure 4.7 Implementation of sampling buffer (a) schematic (b) operation 
(a) (b) 
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Figure 4.8  Simulation of the sampler buffer 
 
 
4.3.2 SSPD 
The sampler for the SSPLL is built with complementary CMOS switches and 
Metal-on-Metal (MOM) capacitors. Complementary switches provides a more linear 
switch resistance which reduces the non-linearity in the SSPD due to the switches.  The 
total sampling capacitance value including the capacitance at the CP input is 100fF. The 
schematic implementation for the SSPD is shown in Figure 4.9. 
 
 81 
 
Vin+
Vin-
vsamp
vsamn
Csam
Csam
Csam
Csam
clksam
SWm
SWm
SWd
SWd
clksam
clksam
clksam
clksam
clksam  
Figure 4.9 Implementation of SSPD  
 
 
The phase noise contribution of the SSPD due to the sampler thermal noise is given 
as: 
 ℒథ,ௌௌ௉஽(݂) = 10 log ݇ܶܥ௦௔௠ ∙ ܣ௏஼ைଶ ∙ ௥݂௘௙ ≈ −142 ݀ܤܿ/ܪݖ  (4.3) 
For the targeted in band phase noise of -115dBc/Hz, the thermal noise contribution of the 
sampler is negligible and is further reduced by the large detection gain of the SSPLL.  
The SSPD incorporates an auxiliary sampler (which operates complementary to the main 
switches) and dummy switches to reduce the charge injection and sharing effect. 
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Figure 4.10 Schematic of SSCP and Pulser 
 
 
4.4 SSCP and Pulser 
Figure 4.10 shows the schematic of the implemented SSCP and pulser. The 
transconductance based SSCP consists of an input stage differential pair (M1-M2) followed 
by current mirrors to divert the current into the LPF.  Similar to [6] the charge pump action 
is achieved with switches controlled by the pulser output signal Pul.  
Charge sharing between the LPF and CP is mitigated by steering the current 
sources away to a voltage Vdump when Pul goes low. Unlike in traditional charge pumps a 
unity gain buffer is not required to keep this voltage equal to the loop filter input node 
voltage [46]. Both current sources have equal turn on times as such under locked 
conditions, their amplitudes must also be equal so that the net charge into the LPF is zero. 
This condition exists for both when the current sources are connected to the LPF and when 
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they are connected to Vdump. Since the current sources amplitudes are equal and their output 
impedances are finite, when the drain terminals of the PMOS and NMOS current sources 
are connected the two node voltages must be equal to ensure ܫ௨௣  =  ܫௗ௡.  
Figure 4.11 shows the simulated output current of the SSCP which is duty-cycled 
by the pulser action. In the ideal scenario, the direction of the PLL phase error can be 
derived from the sign of the sampled voltage. However any mismatches in the sampling 
loop circuitry (VCO, divide-by-2, buffers, SSPD and the SSCP) will cause SSPLL to  
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Figure 4.11 Transient simulation of the SSPD/CP action 
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 adjust the locking phase so that the output current of the SSCP is zero. Therefore, the 
phase error sign needed in the delay correction loop can be derived from the sign of the 
SSCP current. Any slight imbalance in the current of the output branch results in a large 
voltage swing at the node Vsign. 
The PLL loop gain is proportional to the width of the pulser signal which is 
determined by the delay in the pulser ߬௣௨௟. The pulser delay element is implemented with 
a programmable delay such that the PLL loop bandwidth can be tuned for optimal 
performance. Figure 4.12 shows the programmable delay line used in the pulser. 
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Figure 4.12 Programmable delay used in pulser 
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4.5 Frequency Locked Loop 
A frequency locked loop (FLL) is used to prevent false locking of the SSPLL. The 
FLL is implemented with a modified three state PFD to incorporate a large dead zone 
which controls a simple charge pump and a multi-modulus programmable divider  
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Figure 4.13 PFD with dead zone and charge pump for FLL 
 
 
4.5.1 Three state PFD with dead zone and charge pump 
Figure 4.13 shows the implementation of the PFD with dead zone and charge pump 
for the FLL.  In the modified PFD the UP and DN pulses of the traditional 3-state PFD are 
resampled with D flip-flops triggered by delayed versions of the Ref and Div. The 
resampling occurs ߬ௗ௘௟௔௬ after the rising edge as a consequence the UP and DN pulses 
with widths less than ߬ௗ௘௟௔௬ are filtered out creating a dead zone of ±߬ௗ௘௟௔௬.  In Figure 
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4.14 the simulated timing of the modified PFD when Ref leads (Figure 4.14(a)) and when 
Ref lags (Figure 4.14 (b)) is shown. Within the dead-zone the gain of the PFD (and hence 
the FLL) is zero as shown in the characteristics plot in Figure 4.15. 
 
 
 
Figure 4.14 Timing diagram for PFD with deadzone (a) Ref leads Div (b) Ref lags Div  
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Figure 4.15 Characteristics of PFD with dead zone 
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4.5.2 Programmable divider 
The multi-modulus divider for the FLL is based on the pulse swallow architecture. 
It consists of a divide by ܰ/(ܰ + 1) prescaler (where ܰ = 3 in this case), a program 
counter (P-Counter) and a swallow counter (S-Counter). The S-Counter provides the 
modulus control (MC) of the prescaler which determines whether the prescaler divides by 
N or by N+1. The S-Counter sets the prescaler to divide by (N+1) for S counts. For the 
remaining (P-S) counts the prescaler is set to divide by N. Thus the overall divide 
ratio,  ௜ܰ௡௧ = (ܰ + 1)ܵ + (ܲ − ܵ)ܰ = ܰܲ + ܵ. 
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P-Counter3/4
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Figure 4.16 Pulse-swallow divider 
 
 
Dual modulus prescaler 
Figure 4.17 shows the schematic for a divide-by-3/4 prescaler. The instantaneous 
division ratio is set by the MC input.  The output of the OR gate is always ‘1’ when MC=1, 
allowing the AND gate to pass the output of the DFFA to the input of DFFB .  Since each 
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DFF consists of 2 latches, the circuit then consist of 4 latches in a loop and performs a 
divide by 4 function. When MC=0, the circuit is reduced to perform a divide by 3 function. 
Figure 4.18 shows the simulated operation of the prescaler. 
 
 
 
Figure 4.17 Divide-by-3/4 dual modulus prescaler 
 
 
 
Figure 4.18 Prescaler operation: prescaler divides by 3 when MC=0 and divides by 4 when 
MC=1 
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Figure 4.19 Transistor implementation of divide-by 3/4 prescaler 
 
To maximize the operating speed of the prescaler, it is implemented with a TSPC 
[55] based architecture as shown in Figure 4.19. TSPC architectures are compact in size 
and consume no static power and thus are capable of operating at relatively high speeds 
with minimum power dissipation. However dividers based on such dynamic logic 
topologies can fail at low clock frequencies due to leakages of the transistors; in such 
topologies various nodes are floating during different clock and output phases [22]. 
To further improve the speed of the divider, the AND and OR functions are merged with 
the FFs. 
 
Program counter 
The program counter is designed as a 5-bit asynchronous counter for simplicity 
and low power as shown in Figure 4.20.  The cascade of divide-by-2 stages count the clock 
pulses (CLK) up to the value set at the input of the P-Counter. Once the count is complete, 
the end-of-count node EC goes low and the stages are reset on the next clock cycle.  
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Figure 4.20 Schematic of the program counter 
 
 
For instance if the counter input is set to 22, (101102) then the counter counts form 220, 
a total of 23 input pulses. Each divide-by-2 stage consist of 2 dynamic differential cascode 
voltage switch logic (DCVSL) latches [54] connected in negative feedback. Figure 4.21 
shows the implementation of the dynamic DCVSL latches and the divide-by-2 circuit.  
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Figure 4.21 Implementation of (a) dynamic differential cascode voltage switch logic 
(DCVSL) latch and (b) divide-by-2 circuit for Program counter 
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Swallow counter 
The swallow counter is implemented as a 3-bit asynchronous counter similar to the 
P-Counter (Figure 4.22 (a)). The counter counts down from its initial value (determined 
by the inputs to S<2:0>) to zero, during which MC=1. After the initial count, the S-Counter 
changes MC=0 and stops counting.  The S-Counter is reset when the Program counter fills 
up. The differential DCVSL latch used in the S-Counter divide-by-2 stages is shown in 
Figure 4.22(b). The circuit is modified from the DCVSL latch in Figure 4.21 (a) to 
implement the stop function required in the S-Counter. 
A simulation of the programmable divider for a divide-by-51 operation is shown 
in Figure 4.23. 
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Figure 4.22 (a) Swallow counter schematic (b) Differential DCVSL latch used in the S-
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Figure 4.23 Divide-by-51 operation of the Frequency Divider 
 
 
4.6 Dual Input Loop Filter 
The SSPLL and FLL charge pump currents are applied to different nodes of the loop 
filter.  This allows the location of the zeros of the two loops to be set independently 
resulting in additional freedom for bandwidth and phase margin optimization of both 
loops[3]. Figure 4.24 shows the schematic of the dual input loop filter (DILF). 
The main filter consists of the resistors R1 and R2 and capacitors C1 and C2.  R3 and 
C3 are included to provide further spur reduction in the FLL and are by passed when the 
SSPLL is operating. The trans-impedance of the loop filter from the FLL charge pump to 
the tuning voltage node ܼ௅ி,ி௅௅  (ݏ) =  ௧ܸ௨௡௘/ ܫ௖௣,ி௅௅   and form the SSPLL charge pump 
output to the tuning voltage node ܼூ௖௣,ௌௌ௉௅௅  (ݏ) =  ௧ܸ௨௡௘/ ܫ௖௣,ௌௌ௉௅௅   are given as: 
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Figure 4.24 Schematic of the dual input loop filter  
 
 
 ܼ௅ி,ி௅௅  (ݏ) = 1 + s(ܴଵ + ܴଶ)(ܥଵ + ܥଶ)ݏ(ܥଵ + ܥଷ) ∙ ݌ଶ(ݏ )  (4.4) 
 ܼ௅ி,ௌௌ௉௅௅  (ݏ) = 1 + ݏ൫ܴଵܥଵ + ܥଶ(ܴଵ + ܴଶ)൯ (ݏ(ܴଵ + ܴଶ)ܥଶ + 1  )ݏܥଵ  (4.5) 
where  
 ݌ଶ(ݏ ) = 1 + ݏܥଵܥଵ + ܥଷ ቆ(ܴଵ + ܴଶ + ܴଷ)ܥଷ + ൬1 +
ܥଷܥଵ൰ ൫(ܴଵ + ܴଶ)ܥଶ൯ቇ
+ ݏଶ (ܴଵ + ܴଶ)ܴଷܥଵܥଶܥଷܥଵ + ܥଶ  
(4.6) 
Assuming ܥଵ ≫ ܥଶ, ܥଵ ≫ ܥଷ and ܴଷ ≫ (ܴଵ + ܴଶ) 
 ܼூ௖௣,ி௅௅  (ݏ) ≈ 1 + s(ܴଵ + ܴଶ)(ܥଵ + ܥଶ)ݏܥଵ(1 + ݏ(ܥଷܴଷ + ܥଶ(ܴଵ + ܴଶ)) + ݏଶ (ܴଵ + ܴଶ)ܴଷܥଶܥଷ) (4.7) 
 
During frequency acquisition the loop filter zero is approximately  1/2π ((ܴଵ +
ܴଶ)(ܥଵ + ܥଶ)) and is set to a lower frequency is set to a lower frequency (due to the 
relatively smaller detection gain) to ensure stability and fast tuning the phase margin. The 
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zero for the subsampling loop is set to a higher frequency  to allow for optimum 
bandwidth-jitter trade-off to be achieved after locking. To allow for further optimization 
after fabrication the loop filter resistors are made programmable. 
The open loop transfer functions of the two loop as given as 
 ܣி௅௅(ݏ) = ܭ௉ி஽ ܼ௅ி.ி௅௅(ݏ) ܭ௏஼ைݏ  
1
2 ∗ ܰ (4.8) 
 ܣௌௌ௉௅௅(ݏ) = 12 ܭௌௌ௉஽  ܼ௅ி,ௌௌ௉௅௅(ݏ) 
ܭ௏஼ைݏ  (4.9) 
The open loop and closed loop frequency response for both loops are shown in Figure 4.25 
(a) and Figure 4.25(b) respectively. Both loops achieve a phase margin better than 51°. 
 
 
 
Figure 4.25 Frequency response of the FNSSPLL (a) open loop response (b) closed loop 
response 
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Table 4.2 Loop parameters for the PLL 
Loop Parameters Passive Elements 
Reference frequency 50MHz R1 940Ω 
KVCO 20MHz/V R2 5 kΩ 
N 32-50 R3 35 kΩ 
K 600μA/2π 2*50uA/V C1 335pF 
Loop Bandwidth ( ௖݂) 154kHz 2MHz C2 3.8pF 
Phase Margin 51 54 C3 5pF 
  C4 9.5pF 
  CTOTAL 353.3pF 
 
 
The loop parameters and filter components are given in Table 4.2.  The total integrated 
capacitance for the DILF is 353.3 pF. The SSPLL nominal loop bandwidth is 2 MHz but 
is programmable by changing the bit settings of the loop filter resistors and the SSCP 
pulser.  
 
4.7 Digital Fractional Control (DFC) 
Figure 4.26 shows the block diagram of the DFC.  The overflow of the phase 
accumulator is used to control the PS divider in the FLL to aid frequency locking; the 
divider value is set to (−1) when there is an overflow and ௜ܰ௡௧ otherwise. Similar to the 
basic fractional N technique described in section 2.5.1, the average divider value is given 
as: 
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Figure 4.26 Block diagram of the digital fractional control 
 
 
 
௔ܰ௩௚ = (2ଵ଴ − ܭ) ∙ ܰ + ܭ ∙ (ܰ − 1)2ଵ଴  
= ܰ + ܭ2ଵ଴ = ܰ − ߙ 
(4.10) 
where ܭ = ݇௖௢௔௥௦௘ + ௞೑೔೙೐ଶభబ  
Thus the FLL will aide frequency locking to the required fractional value. 
 
4.7.1 MASH 1-1 SDM 
The architecture of the MASH 1-1 SDM is shown in Figure 4.27. The system consists of 
a cascade of two digital accumulator. Each of the accumulators is made up of a 10 bit carry 
look ahead (CLA) adder. 
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Figure 4.27 MASH 1-1 architecture for SDM 
 
 
Table 4.3 Output coding for MASH 1-1 
Output Level b3  b2 b1 -1 1 1 1 0 0 0 0 1 0 0 1 2 0 1 0  
 
Compared to conventional ripple adders, CLA are faster since they make use of propagate 
and generate signals to determine the carry out signal[56].The output of the SDM is a 
signed 2-bit number based on two’s complement [25] for its ease of implementation. The 
SDM therefore has 4 output levels from -1 to +2. The output coding for the MASH 
modulator is shown in Table 4.3. To avoid an overflow in at the summing node at the input 
of the accumulator the minimum value of ܭ௖௢௔௥௦௘ is constrained to 1.  A sample simulated 
response of the DFC is shown in Figure 4.28 
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Figure 4.28 Simulation results of the DFC ݇௙௜௡௘ = 313, ݇௖௢௔௥௦௘ = 1 
 
 
4.7.2 Digital design flow 
The entire digital fractional control and DEM select circuit were implemented 
using the digital design flow in Figure 4.29. The high level system simulations are done 
using MATLAB and Cppsim [57].  Cppsim is based on the C++ language and employs 
techniques that enable fast and accurate simulations of fractional-N synthesizers at a 
detailed behavioral level [57] and works well with the MATLAB framework. The 
Cppsim/MATLAB framework provides a good estimation of both the dynamic  and 
spectral purity performance of PLL based systems. 
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Figure 4.29 Digital design flow 
 
 
Based on the insight from the high level simulations, we then develop behavioral 
Verilog models that achieve the required system performance. During this stage practical 
non-idealities such as gate delays and finite precision calculations are added to the model 
to investigate their impact on the system.  
The functionally verified Verilog behavioral descriptions are then translated into a 
physical layout. In order to reduce the wiring between the various analog and digital 
sections, the digital control layout was split into the DFC and the DEM select circuit. 
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Figure 4.30 Generated layout of the DFC 
 
 
Both subsystems were fully synthesized with the digital design flow. After the 
digital parts have been synthesized mixed signal simulations are performed to ensure that 
the digital and analog sections are correctly interfaced before we generate the physical 
description of the circuits 
An automatic place and route tool, Cadence SOC Encounter, is used to generate the 
physical layout of the digital blocks. The tool generates a required floor plan and places 
the gates in a manner optimized for area, routing and delay. Figure 4.30 shows the final 
layout of the DFC generated from the Place and route tool.  
The final step in the digital design flow is to generate a netlist based on the extracted 
values form the physical layout for simulation. However such simulation require a lot of 
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processing resources and time. For instance while simulation of the digital modulator at 
the structural Verilog level takes a few minutes to complete, the extracted netlist of the 
same block requires over 32 hours to complete.  However such simulation are required 
since a large percentage of signal delays occur in the routing network.  
 
4.8 Edge Modulator 
4.8.1 DTC 
A 10-bit DTC with a resolution of 0.2ps is implemented to cover the needed VCO 
periods and to reduce the output spurs due to the finite delay resolution.  Due to the large 
number of bits, the DTC is implemented as a single digitally controlled delay cell as shown 
in Figure 4.31.   
A chain of inverters at the input of the DTC serve as the reference buffer to convert 
the sine wave of the reference crystal oscillator to a steep square wave. The buffered 
reference serves as the input to the delay circuit which is loaded with a 10-bit MOM 
capacitor array.  The capacitor array is controlled by the DFC output which selects the 
needed number of capacitor to achieve a required delay.  
Similar to the reference noise, the device noise of the DTC appears at the input of 
the PLL and as such is multiplied by ܰଶ. The phase noise due to the inverter based delay 
cell is given by [20]: 
 ℒ = ܵథ2 = 10 log ቈ4ߨ ௥݂௘௙ ∙
2݇ܶܥ
ܫ஻ଶ ቉  ݀ܤܿ/ܪݖ (4.11) 
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Figure 4.31 Schematic of the DTC 
 
 
Unlike conventional DLL schemes the delay range of a single delay cell varies 
considerably over PVT variations deviating from the needed delay range of 2 ௏ܶ஼ை. 
Further, since the VCO covers a wide tuning range the DTC range must track the desired 
VCO frequency. As such a 10-bit current DAC controlled by a delay correlation loop 
(DCL) is used to regulate the DTC delay range. The delay generated is given by: 
 Δݐ = Δܥ ܸܫ஽஺஼ (4.12) 
where Δݐ is the delay associated with DTC and ܫ஽஺஼ is the current from the current DAC.  
Based on simulations, the size of the unit capacitor is chosen as 9fF and the full scale DAC 
current 850µA. The DTC phase noise for a 50-MHz reference signal is below -160 dBc/Hz 
at a 200 kHz offset. For a 3.5 GHz output the DTC noise contribution at the PLL output 
is better than -125dBc/Hz which is low enough not to affect the targeted noise 
performance.  
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(a) (b) Figure 4.32 (a) cumulative non-linearity in the DTC and (b) post layout Monte-Carlo 
simulation for DTC nonlinearity (ܮܵܤ = 0.25݌ݏ) 
 
 
The single-cell DTC shown in Figure 4.31 suffers from two main sources of 
nonlinearity: (a) the random mismatch in the capacitance values of the capacitor array and 
(b)the nonlinearity of the delay-vs-capacitive-load characteristics; the delay of a simple 
CMOS inverter does not vary linearly as a function of the output capacitance [58].  The 
cumulative effect of these non-linear effects on the DTC characteristics is shown in Figure 
4.32(a) 
To cancel out the mismatch errors due to process gradient variations the capacitor 
array is laid out in a common-centroid scheme and the capacitor array selection is done 
through a dynamic element matching (DEM) algorithm to reduce the effect of the 
mismatch based error. Figure 4.32 (b) shows the post layout INL and DNL simulations 
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for the DTC with an LSB of 0.25ps. The absolute value of INL is better than 1 LSB and 
the DNL is better than 0.05 LSB. 
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Figure 4.33 Schematic of edge modulator (DTC and replica DTC for DCL) 
 
 
A replica DTC is used to generate a delayed version of the sampling clock. By 
inverting the MSB of the DFC code and applying this to the capacitor array of the replica, 
the delay between the sampling clock clksam and the replica clock clkDCL Δܶ represents 
half the delay range of the modulator (Figure 4.33). The delay Δܶ is used in the DCL to 
regulate the delay range of the main DTC. 
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4.9 Dynamic Element Matching 
Due to PVT variations and the fabrication process the values of the unit capacitor in 
the DTC capacitor array slightly differ from their nominal values. The deviation in 
capacitor value is not uniform especially for such a wide capacitor array.  
Dynamic element matching techniques [51] have been widely employed in DAC to 
improve their mismatch performance. The aim of DEM techniques is to select the 
nominally matched elements such that errors due to mismatches are modulated away from 
the desired signal frequencies. DEM techniques are widely preferred due to their 
simplicity and cost-effective implementation. It has been shown that cyclic cell selection 
also referred to as Data weighted averaging (DWA) DEM can shape mismatch error with 
a first-order noise shaping [51]. The DWA technique is achieved by selecting the array 
elements in such a way that all the elements are used equally. The DWA algorithm is 
chosen for this work due to its ease of implementation.   
The algorithm requires a digital register pointer whose current value ݌ݐݎ[݇], 0 ≤
݌ݐݎ[݇] < ܰ is the address of the last cell selected in the array. At each clock cycle the 
pointer value is incremented modulo N by the input code. 
 ݌ݐݎ[݇] = (݌ݐݎ[݇ − 1] + ݌[݇] )௠௢ௗ ே (4.13) 
At a given time k the cells between ݌ݐݎ[݇ − 1] to ݌ݐݎ[݇] are selected; the cells selected 
are  ൜ ݌ݐݎ[݇ − 1], ݌ݐݎ[݇ − 1] + 1, … ݌ݐݎ[݇] − 1, ݌ݐݎ[݇ − 1] ≤ ݌ݐݎ[݇]݌ݐݎ[݇ − 1], ݌ݐݎ[݇ − 1] + 1, … ܰ − 1,0,1 … ݌ݐݎ[݇] − 1, ݌ݐݎ[݇ − 1] > ݌ݐݎ[݇]  
The schematic for the DEM select block and an example of the selection of the 
capacitance array is shown in Figure 4.34(a) and (b). The capacitor selection starts from 
the preceding unselected one. 
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(a) (b) Figure 4.34 (a) Schematic of DEM and (b) example selection sequence of the DEM 
 
 
4.10 Delay Control Loop 
Gain errors in the modulator lead to erroneous currents from the SSCP which 
periodically modulate ௖ܸ௧௥௟, leading to large spurious contents. A 10-bit current DAC 
controlled by the DCL output is used in the modulator to regulate the delay range and 
compensate for gain errors. Figure 4.35 shows the schematic of the DCL with 2 step delay 
calibration.  
In the first step, ∆ܶ is compared with Tvco and a successive approximation register 
(SAR) control logic is used to find the best setting for the DAC to ensure ∆T  is tuned to 
Tvco. To this end, two pulses are first generated with width of ∆ܶ and  ௏ܶ஼ை employing 
two PDs and two DFFs (Figure 4.35). Theses pulses are then applied to two CPs to 
generate a current proportional to the applied pulse width into the integrating capacitors.  
Finally, a comparator detects the voltage difference on CP’s outputs after N reference 
cycles and the result is applied to a SAR control logic block which sets the DAC code 
accordingly. After the comparison is done, the capacitors are discharged for the next 
comparison cycle. 
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Figure 4.35 Schematic of the two-step DCL 
 
 
In this design, Ic2 is chosen to be much smaller than Ic and is used to reduce the 
common-mode voltage on charge pump’s outputs at each reference cycle. This makes it 
possible to increase the number of cycles (N) over which the charge is accumulated in the 
capacitors, leading to higher sensitivity. The voltage difference on comparator’s inputs 
(ΔV) after N reference cycles can be easily found as 
 ∆ܸ = (∆ܶ − ௏ܶ஼ை) ܫ௖ ஽ܸ஽2൫ܫ௖ ௏ܶ஼ை − ܫ௖ଶ ௥ܶ௘௙൯ (4.14) 
By properly choosing Ic2, the system sensitivity can be increased.  
Any mismatches between the two edge modulators and also between the two CPs 
can degrade the sensitivity of the above calibration loop. To overcome this problem, the 
SAR code serves as a starting point for a second correction step which uses the phase error 
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sign (Vsign) from the SSCP and Vc2 from the DILF to find the final optimum code for the 
DAC. 
 
4.11 Settling Behavior 
 
Figure 4.36 Settling characteristics of the PLL 
 
 
The overall proposed architecture consists of multiple loops: the SSPLL core loop, 
the FLL and the DCL. The DCL loop does not affect the loop dynamics since its only 
function is calibrate out the errors in the unit delay of the DTC. Both the DCL and FLL 
are shutdown to conserve power after locking. Figure 4.36 shows the transient simulation 
for the entire system. During frequency acquisition, the phase error is large and the FLL 
dominates the loop dynamics. When the phase error is smaller than the deadzone, the FLL 
CP injects no current into the DILF and the SSPLL works to reduce the phase error. 
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From the system simulation the proposed architecture is capable of achieving lock within 
25µs and the DCL loop converges within 30µs in the worst case. 
 
4.12 Measurement Results 
The proposed FNSSPLL was fabricated in a 40nm CMOS technology and packaged in a 
36-pin QFN package. The chip occupies a total area of 1.32x1.32mm2 including pads 
while the active area is 0.5 x 0.82mm2 as shown in Figure 4.37(a). The chip is powered by 
a 1.1V supply. Excluding the VCO measurement buffer and powering down the FLL, the 
PLL consumes 9.18mW. The reference frequency is generated from a 50MHz ultra low 
noise sine wave crystal oscillator from Crystek. The VCXO has a noise profile of -
170dBc/Hz at 100 kHz. 
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Figure 4.37 (a) Chip micrograph (b) Fabricated PCBs and measurement setup 
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The different control bits of the prototype are set through a National Instruments 
PCI Data acquisition card. Figure 4.37(b) shows the fabricated PCBs and test setup for the 
chip measurements 
 
4.12.1 Measured phase noise performance 
Phase noise measurements were done using an Agilent E5052B signal source 
analyzer. The phase noise spectrum for a carrier frequency of 3.75 GHz showing the 
fractional-N spectrum with the worst case spur of -48.3 dBc at 650 kHz offset is shown in 
Figure 4.38(a) and (b).  
 
 
 
Figure 4.38 Measured (a) phase noise and (b) output spectrum of the PLL showing the 
worst case fractional spur  
 
 
(a) (b) 
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The in-band phase noise measured at 200 kHz offset is -112.5 dBc/Hz.  In the integer 
mode, the synthesizer achieves an in-band phase noise of -121 dBc/Hz with a reference 
spur of -71.2 dBc as shown in Figure 4.39.  
 
 
 
Figure 4.39 Measured (a) Output spectrum and (b) phase noise measurement for the 
integer mode (3.2GHz) 
 
 
Figure 4.40(a) shows the measured rms jitter across the fractional channels of the PLL. 
The rms jitter is between 238 fs and 390 fs. In the integer mode the rms jitter is better than 
125 fs across the synthesizer tuning range. In both cases the integration for the rms jitter 
was done from 10 kHz to 40 MHz. In Figure 4.41 the spur performance and rms jitter are 
plotted against offset frequencies for the worst case fractional channel of 3.75GHz. The 
summary of measured results is presented in Table 4.4. 
(a) (b) 
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(a) (b) Figure 4.40 Measured RMS jitter across (a) fractional-N channels and (b) as a function of 
the output frequency in the integer mode. 
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Figure 4.41 Measured fractional spur and integrated jitter across different frequency offset 
for the worst case fractional channel-3.75 GHz 
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Table 4.4 Summary of measured results 
Tuning Range 2.8-4.3GH.z 
Bandwidth  1.5MHz 
In-band Phase Noise   
(@ 200KHz) 
Integer Mode  -121dBc/Hz 
Fractional Mode -112.5dBc/Hz 
Out-band Phase Noise Integer Mode @ 20MHz -143dBc/Hz 
Fractional Mode @ 20MHz -143dBc/Hz 
Worst Case Fractional Spur -48.3dBc 
Reference Spur -71dBc 
Power 9.1mW 
 
 
4.12.2 Performance summary and comparison to other works 
Table 4.5 shows performance summary and comparison with other state-of-the-art low 
noise fractional-N synthesizers. A normalized in-band phase noise is employed for a 
comparison of the noise performance and is defined as: 
 ℒ௡௢௥௠ = ℒ௜௡ି௕௔௡ௗ − 20 log ܰ − 10݈݋݃ ௥݂௘௙ (4.15) 
The proposed FNSSPLL covers a wider tuning range as compared to the other presented 
works. Compared with [41] and [42] which are also DTC-enhanced SSPLLs, the proposed 
architecture achieves comparable in-band phase noise and spur performance with lower 
power consumption. A benchmarking figure-of-merit proposed in  [30] is applied to 
account for the jitter-power tradeoff and make a fair comparison. 
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Table 4.5 Table of comparison 
  This Work [41] [42] [59] [60] 
Architecture Analog Analog Analog Digital Digital 
Method Sub-sampling Sub-sampling Sub-sampling Bang-Bang PD Sub-sampling 
Technology 40nm 28nm 180nm 65nm 65nm 
Reference Freq. (MHz) 50 40 48 40 49.15 
Tuning Range (GHz) 2.8-4.3 (42%) 
9.2-12.7 
(32%) 
2.2-2.4 
(8.7%) 
2.9-4 
(31.9%) 
2.6-3.9 
(40%) 
Bandwidth 1.5 1.8 0.5 0.312 0.7 
In-band Phase Noise 
(dBc/Hz) 
-112.5 
(3.75GHz) 
-104 
(10GHz) 
-112 
(2.3GHz) 
-102 
(3.35 GHz) 
-110.6 
(2.68GHz) 
Normalized In-band Phase 
Noise -227 -228 -214 -216.5 -222 
Out-band Phase Noise 
(dBc/Hz) -143@20MHz -138@20MHz -134.8@10MHz -139 N/A 
Worst Fractional Spur 
(dBc) -48.3 -43 -48 -42 -62.3 
Reference Spur (dBc) -71 -60 -55 -72 -60 
RMS jitter (fs) 238-390 230-280 266-400 400-560 226-240 
Power (mW) 9.18 13 17.3 4.5 11.5 
FOM -242.8 — -238.6 -241.5 — -240 -239.1— -235.6 -238.3 -241.8 
Area (mm2) 0.41 N/A 0.75 0.22 0.23 
 
 
The FoM is defined as: 
 ܨ݋ܯ = 20 ∙ log ቀߪ௧,௉௅௅1ݏ ቁ + 10 log ൬
ܲ
1ܹ݉൰ (4.16) 
The FoM of the proposed FNSSPLL is -238.6 with the worst case in-band fractional spur 
and -242.8 when the fractional spur is out-of-band.  
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5. CONCLUSION AND FUTURE WORK 
 
This work focused on the design considerations and implementation of a fully 
integrated fractional N subsampling PLL with a reduced in-band phase noise. The design 
was implemented in a standard 40nm CMOS process. Fractional frequency lock was 
achieved by placing a DTC assisted by a digital controller in the reference clock path to 
modulate the pulse width of the reference clock and thus change the sampling time. To 
alleviate the the non-idealities of the DTC, including gain error an effective 2-step 
background calibration mechanism is employed. A data weighted averaging DEM 
algorithm is also used to improve the performance of the system limited by mismatches in 
the DTC capacitor array. 
From the measurement the FNSSPLL prototype achieves 390 fs RMS jitter with the 
worst case fractional spur and 120fs in the integer mode while consuming 9.18mW. The 
synthesizer has a 42% tuning range form 2.8-4.3GHz. From Table 4.5 , the measured in-
band phase noise of -112.5dBc/Hz over the tuning range challenges the state-of-the-art 
fractional N synthesizers. 
The current prototype depended on a manual tuning of the VCO capacitor bank 
control bit which is not desirable in a real world application. In future an automatic 
frequency control (AFC) similar to what is used in [61] would be employed to make the 
entire operation of the PLL automatic. 
The low noise performance of the proposed system required the design of a DTC 
with fine resolution and a large dynamic range of 2 VCO cycles. This leads to a power-
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jitter trade of the limits the FoM of the design. In future work we propose the use of a 
phase-interpolator (PI) in the feedback path to assist the DTC. An r-bit PI in the feedback 
will relax the DTC dynamic range requirements by a factor of 1/2௥  . Further, a pipelined 
implementation of the PI will relax the design constraints of designing a low power and 
low jitter PI to maintain the low phase noise advantage of the FNSSPLL. 
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